

$ProMotion^{(R)}-AT3D$

Integrated 3D graphics MultiMedia User Interface Accelerator

Technical manual

PRELIMINARY NDA Confidential

ALLIANCE SEMICONDUCTOR

Document ID 11-50002 Rev. **-06. Printed 6/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved

Copyright © 1997 Alliance Semiconductor Corporation. All rights reserved. Document ID 11-50002 Rev. **-06. Printed 6/97.

Alliance Semiconductor reserves the right to make changes to the data described herein at any time to supply the best product possible.

The company cannot assume responsibility for circuits shown or represent that they are free from patent infringement.

ProMotion® and the Alliance logo are registered trademarks of Alliance Semiconductor. ProMotion-AT3DTM, DitherFillTM, vWindowTM, BetterHalfTM, ProMotion-3210TM, ProMotion-6422TM, ProMotion-AT24TM, ProMotion-AT3DTM, ProMotion Director's ChairTM, ProMotion Director's ToolsTM, No-cost motion videoTM, and the ProMotion logo are trademarks of Alliance Semiconductor Corporation. Other trademarks are the property of their respective holders.

Manual researched and written by M. Gadzikowski and M. Shanmugasundaram. Contributors include S. Greene, A. Daniel, G. Tsztoo, J. Washburn, N. Taneja, C. Nguyen, V. Reddy, B. Schnaitter. L. Poitras.

Τc	ıble of	contents
1	Intr	oduction1
		Features1
		Block diagram
		Overview1
		Software drivers and BIOS2
		Flexible memory interface
		Manufacturing package
		3Dfx Interactive THP interface
		System block diagram
2	Fun	ctional description5
	2.1	3D rendering accelerator
	2.2	THP coprocessor interface
	2.3	2D graphics accelerator
	2.4	Motion video accelerator
	2.5	VGA controller
	2.6	Clock generator and DAC 7
	2.7	VGA modes 7
	2.8	PCI host interface 14
	2.9	ROM BIOS interface 14
	2.10	DRAM interface
	2.11	Monitor and feature connector interface
	2.12	VMI+ video interface
	2.13	VMI+ Host interface
	2.14	DDC 2.0B support
3	VGA	registers19
	3.1	VGA attribute controller registers
	3.2	VGA general registers 19
	3.3	VGA sequencer registers
	3.4	VGA graphics controller registers 19
	3.5	VGA CRTC registers
	3.6	VGA palette DAC registers

i

 \oplus

Preliminary Information

¢

ProMotion-AT3D Databook

L ProMotion-AT3D Databook Preliminary Information ProMotion-AT3D extended registers......23 4.14.2 4.3 4.44.54.64.7 4.8 4.9 4.10 4.11VMI+ host port registers 41 4.12 4.13 4.14 4.15 4.16 4.17 Pin description49 5.1 5.2 5.3 5.4 5.5 Feature connector interface: VSVPC mode 51 5.6 Feature connector interface: VAFC mode 51 5.7 VMI+ video input port...... 51 5.8 5.9 General purpose I/O interface 53 5.10 5.11 5.12 5.13

ii

4

5

Prel	iminary	/ Information	ProMotion-AT3D Databook
6	Con	figuration straps	6 1
	6.1	ProMotion-AT3D configuration straps	
	6.2	Reserved AT3D configuration straps	
	6.3	ProMotion family configuration strap deltas	
7	Elec	trical characteristics	
	7.1	Absolute maximum ratings	
	7.2	Recommended operating conditions	
8	AC 1	timing	
	8.1	Clock and reset timing	
	8.2	Host interface timing	
	8.3	Display memory timing	
	8.4	Feature connector timing	
	8.5	VMI+ and THP timing	
	8.6	Test conditions	
9	Phys	sical dimensions	
	-	D NAND tree	
- •	10.1		
	10.2	0	
11	10.1	phics programming notes	
••	-	ProMotion registers	
	11.1	6	
	11.2	_	
	11.4		
	11.5		
	11.6		
	11.7		
12		ion video notes	
	12.1	Software standards	
	12.1		
	12.2	Motion video in the vWindow	
		Video tile allocation procedure	
13		Motion-AT3D bi-endian support	
		Overview	
	10.1		1 1

Copyright ©1997 Alliance Semiconductor; All rights reserved

roMotion-A	T3D Databook	Preliminary Informatio
4 3D p	rogramming notes	
	Texture mapping	
	lard VGA register descriptions.	
	VGA attribute controller registers	
	VGA general registers	
	VGA sequencer registers	
	VGA graphics controller registers	
	VGA CRTC registers	
	VGA palette RAM registers	
	ided register descriptions	
	Extended setup registers	
	Extended CRTC registers	
	2D Drawing engine registers	
	Motion video registers	
	Video tile buffer registers	
	Video tile buffer register groups 0–11	
	Extended configuration registers	
	Hardware cursor registers	
	PCI configuration registers	
	DAC registers	
	Clock registers and formulas	
	General purpose I/O registers	
	VMI+ host port registers	
	THP interface registers	
	VMI+ video port registers	
	3D rendering engine registers	
	Polygon vertex stack registers	
	Polygon stack register groups 0–2	
	Texture scale registers	
	Test Registers	
	formats	
	vWindow data formats in display memor	
	Memory video formats	
	, Memory graphics formats	
	ndices	
	Glossary	
	Windows 3.11 driver configuration	

Copyright @1997 Alliance Semiconductor; All rights reserved

 \oplus

Preliminary	Information	ProMotion-AT3D Databook
10.0		2.1.1
18.3	Windows95 Driver configuration	
18.4	ProMotion stepping information	
18.5	Registers used to identify controller revisions	
18.6	Recommended 3Dfx THP interface	
18.7	Recommended pinout THP connector (Rev. 3)	
18.8	Recommended VMI+ interface	
18.9	Promotion-AT3D extended memory map	

v

 \oplus

 \mathbf{k}

ProMotion-AT3D Databook

Preliminary Information



ProMotion-AT3D Technical manual

Preface

Statement of intent

Alliance provides this document for development partners, not as an invitation for reverse engineering Alliance proprietary and confidential information.

Intended audience

Material presented in Section 1 through Section 9 of this manual appears in the ProMotion-AT3D Databook. This material, intended for the video board (hardware) developer, has been updated to reflect changes made since that databook went to press, including addition of a NAND tree as Section 10. Section 11 through Section 17 contain material intended for software driver developers, providing an introduction to ProMotion[®] features. Section 15 through Section 16 provide a detailed reference to the ProMotion register set. Section 18 is an appendix including a glossary and late breaking material.

Reserved registers and bits

To prevent unexpected operation, all reserved register bits should be written with 0s and masked off if read back. Future compatability is jeopardized if this procedure is not followed.

Writing conventions

Register addresse	es and indices appear in hexadecimal; bits are indicated in decimal.
XXX.YY	indicates an I/O mapped index/data accessible register with index at XXXh and index value of YYh.
Mnnn	indicates memory mapped offset nnn (hex) from register base address.
[ZZ:zz]	indicates bits ZZh through zzh.

Critical notes and important warnings are set apart from other material with horizontal lines and have this symbol in the margin.



Hints and tips have this symbol in the margin.

ProMotion-AT3D Technical manual



Preliminary /Proprietary and Confidential

NDA Confidential information


Material included in this manual includes confidential information which could compromise Alliance's position if disclosed. Refer to your non-disclosure agreement with Alliance Semiconductor Corporation for further details of fair use.

Do not show this manual to anyone without an NDA from Alliance.

Copyright ©1997 Alliance Semiconductor; All rights reserved

¢

vi



- Smooth scaling and color conversion
- 64 step bi-linear filter with full line buffer
- DirectDraw/DirectVideo/DCI support
- Multiple independent video windows
- Hardware occlusion without loss of quality
- VMI compatible TV/video port
 - Glueless 7110/7111 support
 - Hardware MPEG support
 - Interpolated downscaling filter
- ◆ Integrated 175 MHz DAC & clockgen
 - Programmable HW gamma & color correctionFull 256×24-bit CLUT RAM
- ◆ VESA[®] standards: VAFC, DPMS, DDC 2.0B
- ◆ High throughput PCI v2.1 interface
- Programmable bi-endian support
- ◆ Flexible EDO DRAM interface
 - 1, 1.5, 2, 3, 4 MB configurations
- Single-cycle (1–2 MB) and interleaved (3–4 MB)
- Programmable resolution to 1600×1200

and video accelerator. It incorporates an advanced 3D rendering engine with a powerful Windows graphical user interface accelerator engine, unique motion video acceleration hardware and a high-precision DAC + clock generator, all in a single integrated 208-pin PQFP package. The AT3D is fully pin-compatible with previous-generation ProMotion-6422 and AT24 controllers.

The chip's 128-bit internal architecture and ultra high performance memory interface give the AT3D superior performance in a low-cost mainstream Windows accelerator. Hardware gamma correction and a full 256∞24-bit CLUT ensure optimum color quality.

ProMotion-AT3D acts as the central media hub in a feature rich multimedia subsystem. AT3D's video input port implements a superset of the Video Module Interface (VMI) standard. AT3D supports glueless 8/16-bit connection to live video decoders such as 7110 & 7111 with filtered downscaling, and an 8/16-bit host port connects to ISA or Motorola style devices, including audio, MPEG, and videoconferencing codecs. A hardware scaler with bilinear filter and full line buffer smoothly scales playback or capture windows from native size up to full screen at full speed.

ProMotion-AT3D also drives a proprietary 'THP' upgrade port jointly developed with 3Dfx Interactive, Inc., for highperformance seamless upgradability to arcade-quality 3D hardware acceleration.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved

(



Preliminary / Proprietary and Confidential

Software drivers and BIOS

- ◆ ProMotion Director's Chair[™] for Windows 95[™]
 - Direct3D, DirectDraw[™] & DirectVideo[™]
- Windows NT^{TM} 4.0, 3.5x
 - Direct3D, DirectDraw[™]
- OpenGL MCD
- ♦ Major 3D APIs
 - 3Dfx interactive GLIDETM
 - Argonaut Brender
 - Criterion Renderware
- ◆ ProMotion Director's Chair[™] for Windows[™] 3.X
 - Display control interface (DCI)
 - Resolution switching on the fly
 - Virtual desktop to 1600×1200
- Microsoft Video for Windows
- ♦ AutoDesk® ADI
- WordPerfect® 6.0
- ♦ OS/2[™] Warp, 2.11
- ♦ SCO Open Desktop[™]
- ♦ Linux
- ◆ Industry standard Phoenix[®] VGA BIOS
 - VESA DPMS power management
 - DDC 2.0B
 - VESA BIOS extensions
- ⇒ Complete, high-performance, robust

Alliance supports the ProMotion family with high-quality flat-model optimized driver software. ProMotion drivers take full advantage of ProMotion-AT3D hardware and the latest software technology to accelerate real performance of real applications, from word processing and spreadsheets to the most demanding CAD programs and multimedia software.

The same driver set supports all register-compatible ProMotion controllers: 32xx, 64xx, ATxx, EDxx.

The ProMotion driver set accelerates all major operating environments, graphics-intensive software, and motion video applications. With 100% VGA and VESA compatibility, ProMotion controllers can also run standard DOS and VBE-compatible applications directly without driver software.

Source code for ProMotion drivers and BIOS is available to permit customization and differentiation.

Flexible memory interface

	256 colors	32K/64K colors	16M colors
1 M	1152×864	800×600	640×480
2 M	1600×1200	1152×864	800×600
4 M	1600×1200	1600×1200	1280×1024

Manufacturing package

- ◆ Reference PCB designs
- OEM software utilities
- Customer software utilities
- ⇒ Full customer support

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

ProMotion's optimized memory interface delivers highquality non-interlaced truecolor display at up to 1280×1024 resolution, using economical EDO DRAM.

ProMotion reference designs, OEM tools, and application notes reduce time-to-market. Alliance's OEM support and quality standards, developed over years as a high-volume system supplier to the PC industry, meet the strictest requirements.

Copyright ©1997 Alliance Semiconductor; All rights reserved

 \oplus

2

3Dfx Interactive THP interface

- ◆ Voodoo Graphics 'VG-96' module
 - 40+ MPixel/second fill rate
 - Bilinear filtered and advanced filtered textures
 - Polygon anti-aliasing
 - Alpha blending
 - Programmable fog table
 - GLIDETM low-level software API
 - Strong developer support
- \Rightarrow Upgrade path from mass-market to leading-edge


* Pre

Preliminary / Proprietary and Confidential

Thanks to Alliance Semiconductor's unique partnership with 3Dfx Interactive, Inc., the ProMotion accelerator family offers unmatched flexibility and upgradability. ProMotion-AT3D's proprietary 'THP' upgrade port, jointly developed by Alliance and 3Dfx, supports glueless interface to the 3Dfx 'VG-96' chipset, for super-advanced PC rendering performance and special effects.

Motherboards and adapters designed with ProMotion-AT3D and outfitted with the inexpensive THP upgrade connector can be upgraded using a daughtercard module based on the VG-96 chipset. Direct3D^M and GLIDE^M based software titles for AT3D can transparently take advantage of VG-96 capabilities.

The VG-96 upgrade represents just one possible use of the THP port. THP is an extensible platform suitable for new Alliance and 3Dfx offerings, ensuring that manufacturers' designs and users' systems will not face early obsolescence.



3

System block diagram

Preliminary / Proprietary and Confidential

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

2. Functional description

2.1 3D rendering accelerator

ProMotion-AT3D features a high speed **3D rendering engine** to accelerate texture-mapped 3D polygons. The AT3D rendering engine is designed for speed to make game development easy. High triangle and fill rate performance enable all supported features and effects across the 640×480×16 display, at 30 frames per second and higher. Thanks to its high speed rendering engine, ProMotion-AT3D enables developers to focus on content rather than the micro-optimizations required by lower-performance hardware.

Fully perspective correct, ProMotion-AT3D texture mapping implements true **divide-per-pixel perspective** with no performance penalty. The on-chip **setup engine** computes edge deltas, off-loading expensive divides from the host CPU, and—more importantly—reducing PCI traffic to less than 40 bytes per vertex. **Hardware tri-strip support** further reduces PCI traffic for common triangle mesh constructs.

An on-chip **texture lookup table** (TLUT), separate from the DAC CLUT, is optimized for Direct3D and other indexed texture environments, reducing texture memory requirements to 4 or 8 bits/texel. Off-screen **palette caching** with a fast palette load instruction permits a separate full 256-entry palette per texture, or even per polygon. In texture mapping, the indexed texel passes through the TLUT for conversion to a direct color value, which then passes through interpolated lighting modulation and fog blending stages before being written to the back buffer. TLUT bypass allows for **RGB textures** as well.

Hardware MIPMapping allows software to store pre-filtered textures, avoiding the substantial performance hit of on-the-fly filtering. Texture memory for multiple map levels comes from the savings associated with palettized textures.

A **Z-buffer stage** in the rendering pipeline provides accurate hidden surface removal. Proprietary techniques permit Z-buffering in as little as 8KB off screen memory, leaving more memory for richer textures.

2.2 **THP coprocessor interface**

ProMotion's proprietary **THP coprocessor interface** jointly developed with 3Dfx Interactive, Inc., provides a high-bandwidth control and data interface for coprocessors like the 3Dfx 'VG-96.' Refer to "Recommended 3Dfx THP interface," described on page 317.

5



Preliminary / Proprietary and Confidential

2.3 2D graphics accelerator

The ProMotion-AT3D integrated MMUI accelerator includes a high performance **128-bit** graphics accelerator designed for demanding truecolor, hi-color, and 256-color GUI and CAD applications. An optimized **BLT engine** maximizes performance of host-to-screen and screen-to-screen operations. A separate drawing engine efficiently handles pattern fills, text rendering, lines and polygons. Advanced features include:

- 256 raster operations
- Color DitherFillTM
- Source and destination transparency
- Programmable BLT stride
- Line draw
- Strip draw
- Quick-start and auto-update capability
- Linear memory access
- Mono-to-color expansion
- Clipping
- Hardware cursor

2.4 Motion video accelerator

An on-chip **motion video accelerator** enables software codecs to achieve 30 fps full-screen playback with no additional hardware. ProMotion-AT3D accomplishes this feat by off-loading the CPU-intensive tasks of scaling and color space conversion, and by minimizing the memory bandwidth required for display of decompressed video data.

The chip manages a hardware motion video window, the vWindowTM. When displaying the vWindow, the controller stretches by programmable X and Y factors ranging from 1.01 to 255.0. High-precision **bilinear interpolation filter** and **on-chip line buffer** circuitry enhance the quality of scaled low-resolution images. **Hardware occlusion support** in up to $1280 \approx 1024$ means full quality video even in the most demanding system resolutions.

Motion video data may be in pseudo-color, RGB, or YUV format (4:2:2, 4:1:1, or 4:0:0). ProMotion-AT3D converts YUV data to RGB "on the fly" for display in photorealistic color using ProMotion's onboard DAC. The advanced ProMotion architecture permits full 24-bit color for motion video data, even when the graphics desktop uses lower color depth. With ProMotion-AT3D, even a 1MB graphics system can display 8-bit graphics up to 1024×768 resolution, along with 24-bit full-screen motion video.

The ProMotion architecture maximizes motion video performance as well. Because YUV format is more compact than truecolor RGB, and because each motion video frame is sent across the host bus at its unscaled resolution, the host sends a minimum of data across the system bus. Because ProMotion-AT3D does scaling on the fly, it reads only the minimum required data for each screen update, making the best possible use of available bandwidth. ProMotion's innovative architecture removes bandwidth bottlenecks to display multimedia data at its full speed.



ProMotion-AT3D Tech Manual

2.5 VGA controller

A fully register-compatible Super VGA controller in the ProMotion-AT3D chip supports all monochrome and 4-bit packed and planar modes. Super VGA modes conform to VESA standards. Refer to Table 2.6.1 for extended modes.

Table 2.5 VGA modes

VGA mode	Screen format	Supported display mode	
0, 1	360×400	text	
2, 3	720×400	text	
4,5	320 × 200	graphics	
6	640 × 200	graphics	
7	720×400	text	
D	320 × 200	graphics	
Е	640 × 200	graphics	
F	640 × 350	graphics	
10	640 × 350	graphics	
11	640×480	graphics	
12	640×480	graphics	
13	320 × 200	graphics	

2.6

Clock generator and DAC

ProMotion-AT3D's high-frequency clock generator and integrated palette DAC give high-quality, high-resolution display. Table 2.6.1 details ProMotion resolutions available with standard BIOS. Analog biasing circuitry appears in Figure 2.6.2 and Figure 2.6.3.

Hardware gamma correction in 16- and 24-bit modes—including separate gamma tables for desktop and video areas—permits software color matching and brightness/tint control.



Preliminary / Proprietary and Confidential

Table 2.6.1 ProMotion-AT3D extended graphics modes

Display resolution	Bits per pixel	VESA mode (hex)	Mem. req. (MB)	Vert.freq. (Hz)	Horiz. freq. (KHz)	Pixel freq. (MHz)	VCLK freq. (MHz)
640×400	8	100	1.0	70	31.5	25.175	25.175
	32		1.0	70	31.5	25.175	25.175
640×480	4		1.0	60	31.5	25.175	25.175
	8	101	1.0	60	31.5	25.175	25.175
	15,16	110, 111	1.0	60	31.5	25.175	25.175
	24	112	1.0	60	31.5	25.175	25.175
	32	112	2.0	60	31.5	25.175	25.175
	4		1.0	72	37.9	31.5	31.5
	8		1.0	72	37.9	31.5	31.5
	15,16		1.0	72	37.9	31.5	31.5
	24		1.0	72	37.9	31.5	31.5
	32		2.0	72	37.9	31.5	31.5
	4		1.0	75	37.5	31.5	31.5
	8		1.0	75	37.5	31.5	31.5
	15,16		1.0	75	37.5	31.5	31.5
	24		1.0	75	37.5	31.5	31.5
	32		2.0	75	37.5	31.5	31.5
	8		1.0	85	43.3	36.0	36.0
	15,16		1.0	85	43.3	36.0	36.0
	32		2.0	85	43.3	36.0	36.0
	8		1.0	100	50.95	41.165	41.165
	15,16		1.0	100	50.95	41.165	41.165
	8		1.0	120	63.92	53.69	53.69
	15,16		1.0	120	63.92	53.69	53.69

Notes for Table 2.6.1:

1 Modes supported through BIOS are independent of drivers.

8

2 Implementation of refresh rates is driver-dependant.

3 Refresh rates shown may require high MCLK and/or non-fast page DRAM.

¢



Table 2.6.1 ProMotion-AT3D extended graphics modes

Display resolution	Bits per pixel	VESA mode (hex)	Mem. req. (MB)	Vert.freq. (Hz)	Horiz. freq. (KHz)	Pixel freq. (MHz)	VCLK freq (MHz)
800×600	4	102	1.0	56	35.2	36	36
	8	103	1.0	56	35.2	36	36
	15,16	113, 114	1.0	56	35.2	36	36
	24		2.0	56	35.2	36	36
	32	115	1.5†	56	35.2	36	36
	8		1.0	60	37.9	40	40
	15,16		1.0	60	37.9	40	40
	24		2.0	60	37.9	40	40
	32		1.5†	60	37.9	40	40
	8		1.0	72	48.1	50	50
	15,16		1.0	72	48.1	50	50
	24		2.0	72	48.1	50	50
	32		1.5†	72	48.1	50	50
	8		1.0	75	46.9	50	50
	15,16		1.0	75	46.9	50	50
	24		2.0	75	46.9	50	50
	32		1.5†	75	46.9	50	50
	8		1.0	85	53.7	56.3	56.3
	15,16		1.0	85	53.7	56.3	56.3
	32		1.5†	85	53.7	56.3	56.3
	8		1.0	100	64.0	65.0	65.0
	15,16		1.0	100	64.0	65.0	65.0
	8		1.0	120	75.2	76.96	76.96
	15, 16		1.0	120	75.2	76.96	76.96

Notes for Table 2.6.1:

1 Modes supported through BIOS are independent of drivers.

2 Implementation of refresh rates is driver-dependant.

3 Refresh rates shown may require high MCLK and/or non-fast page DRAM.



Preliminary / Proprietary and Confidential

Table 2.6.1 ProMotion-AT3D extended graphics modes

Display resolution	Bits per pixel	VESA mode (hex)	Mem. req. (MB)	Vert.freq. (Hz)	Horiz. freq. (KHz)	Pixel freq. (MHz)	VCLK freq. (MHz)
1024×768	8		1.0	43(86i)	35.52	44.9	44.9
	15,16		2.0	43(86i)	35.52	44.9	44.9
	4	104	1.0	60	48.3	65	65
	8	105	1.0	60	48.3	65	65
	15,16	117	2.0	60	48.3	65	65
	32	118	3.0†	60	48.3	65	65
	4		1.0	70	56.5	75	75
	8		1.0	70	56.5	75	75
	15,16		2.0	70	56.5	75	75
	32		4.0	70	56.5	75	75
	4		1.0	75	60	80	80
	8		1.0	75	60	80	80
	15,16		2.0	75	60	80	80
	32		3.0†	75	60	80	80
	4		1.0	85	68.6	94.5	94.5
	8		1.0	85	68.6	94.5	94.5
	32		3.0†	85	68.6	94.5	94.5
	4		1.0	100	80.8	108	108
	8		1.0	100	80.8	108	108
	15,16		2.0	100	80.8	108	108
1152×864	8		1.0	60	54.1	80	80
	15,16		2.0	60	54.1	80	80
	32		4.0	60	54.1	80	80
	8		1.0	70	53.9	94.5	94.5
	15,16		2.0	70	53.9	94.5	94.5
	32		4.0	70	53.9	94.5	94.5
	8		1.0	75	67.5	100	100
	15,16		2.0	75	67.5	100	100
	8		1.0	85	77.09	121.5	121.5
	15,16		2.0	85	77.09	121.5	121.5

Notes for Table 2.6.1:

1 Modes supported through BIOS are independent of drivers.

2 Implementation of refresh rates is driver-dependant.

3 Refresh rates shown may require high MCLK and/or non-fast page DRAM.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



Table 2.6.1 ProMotion-AT3D extended graphics modes

Display resolution	Bits per pixel	VESA mode (hex)	Mem. req. (MB)	Vert.freq. (Hz)	Horiz. freq. (KHz)	Pixel freq. (MHz)	VCLK freq. (MHz)
1280×1024	8		2.0	43(86i)	96.4	78.75	78.75
	4	106	1.0	60	64	110	110
	8	107	2.0	60	64	100	100
	15,16	119,11A	4.0	60	64	110	110
	24	11B	4.0	60	72	75	75
	4		1.0	75	80.0	135	135
	8		2.0	75	80.5	144	144
	15,16		4.0	75	80.5	144	144
	4		1.0	85	91.146	157	157
1600×1200	8		2.0	48(96i)	62.5	135	135
	8		2.0	60	75	160	160
	15,16		4.0	60	70	70	70
	8		2.0	65	81.25	175.5	175.5

Notes for Table 2.6.1:

1 Modes supported through BIOS are independent of drivers.

2 Implementation of refresh rates is driver-dependant.

3 Refresh rates shown may require high MCLK and/or non-fast page DRAM.

¢



Preliminary / Proprietary and Confidential


Table 2.6.2 AT3D memory requirements for	r vesa	modes
--	--------	-------

				VESA/	VBE vertical	refresh		
		43Hz						
Resolution	Color depth	(86i)	56Hz	60Hz	70Hz	72Hz	75Hz	85Hz
640×480	4-bit			1 MB		1 MB	1 MB	1 MB
	8-bit			1 MB		1 MB	1 MB	1 MB
	15/16-bit			1 MB		1 MB	1 MB	1 MB
	32-bit			2 MB		2 MB	2 MB	2 MB
800×600	4-bit			1 MB		1 MB	1 MB	
	8-bit		1 MB	1 MB		1 MB	1 MB	
	15/16-bit			1 MB		1 MB	1 MB	
	32-bit			2 MB	2 MB	2 MB	2 MB	2 MB
1024×768	4-bit			1 MB		1 MB	1 MB	
	8-bit	1 MB		1 MB	1 MB	1 MB	1 MB	1 MB
	15/16-bit			2 MB		2 MB	2 MB	2 MB
	32 MB-bit			4 MB		4 MB	4 MB	
1154×864	4-bit			1 MB		1 MB	1 MB	
	8-bit			1 MB		1 MB	1 MB	
	15/16-bit			2 MB		2 MB	2 MB	
1280×1024	4-bit			1 MB		1 MB		
	8-bit	2 MB		2 MB		2 MB	2 MB	2 MB
	15/16-bit			4 MB			4 MB	
	32-bit			4 MB				
1600×1200	8-bit	2 MB*		2 MB	2 MB			
	15/16-bit			4 MB				


* 1600×1200 8-bit VESA interlaced mode is 48Hz (96i).


NOTE: All AT3D refresh rates comply with VESA tolerances, $\pm 0.5\%$ PCLK.

¢









Document ID 11-50002 Rev. **-06. Printed 6/25/97.



Preliminary / Proprietary and Confidential

2.7 PCI host interface

ProMotion-AT3D interfaces directly to a PCI bus. The controller supports **zero-wait-state bursts** of successive dwords into the chip's inbound command FIFO. After dispatching commands and data to the AT3D, the host CPU can continue execution. Configuration strap MD[27] selects PCI bus operation; refer to "ProMotion-AT3D configuration straps," on page 61.




Figure 2.7. Glueless PCI/ROM interface

2.8 **ROM BIOS interface**

ProMotion-AT3D supports address, data, and flash write control interface for ROM BIOS or Flash EEPROM as shown in Figure 2.7, "Glueless PCI/ROM interface."

2.9 DRAM interface

ProMotion-AT3D controls 1, 2, or 4 megabytes of DRAM frame buffer memory. For 1MB and 2MB systems 256K×4, ×8, or ×16 parts may be used. For 4MB systems 256K×8 or ×16 may be used. Dual-CAS EDO and fast-page memories are supported.

Single cycle EDO timing permits high memory efficiency even in 1–2 MB configurations. Programmable memory timing allows ProMotion-AT3D to use standard speed DRAM or take advantage of high-speed DRAMs.

14





¢

Preliminary / Proprietary and Confidential



ProMotion-AT3D Tech Manual







Preliminary / Proprietary and Confidential

2.10 Monitor and feature connector interface

For interoperability with video capture and other multimedia cards, ProMotion-AT3D offers two feature connector options, selectable by configuration strap MD[26]. In VSVPC mode, ProMotion-AT3D connects to an industry-standard 8-bit VGA pass-through connector; refer to Figure 2.10.1, "Glueless VSVPC feature connector." In VAFC mode, the chip supports the VESA Advanced Feature Connector standard, including 16-bit input and output. With the circuit shown in Figure 2.10.2, VAFC can be implemented without an expensive multiport DAC.





Figure 2.10.1: Glueless VSVPC feature connector


Figure 2.10.2: Glueless VAFC feature connector



16

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved



2.11 VMI+ video interface

ProMotion-AT3D provides a VMI-compatible interface port for live video and hardware codec input. The controller's VMI+ video input port supports 8-bit and 16-bit digital video. Refer to ProMotion implementation notes for details.




Figure 2.11. VMI+ interface and decoder

2.12 VMI+ Host interface

ProMotion-AT3D supports host modes A and B, corresponding to Intel- and Motorola-style peripheral interface, to drive control and data inputs of MPEG coprocessors of other devices. Refer to ProMotion VMI implementation notes for details.

2.13 DDC 2.0B support

ProMotion-AT3D includes dedicated I/O pins for bi-directional DDC monitor connections. Using industry standard protocols, software can use DDC to read status and write configurations to compliant monitors. The same serial interface can control serial devices such as EEPROM for nonvolatile configuration strap.

*

Preliminary / Proprietary and Confidential

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

¢

Preliminary / Proprietary and Confidential

3. VGA registers

Table 3.1 VGA attribute controller registers

I/O mapped port	Index			
(hex)	(hex)	Register	Bits	r/w
3C0	-	"Index," described on page 119	6	r/w
3C0	00–0F	"Palette registers 0-15," described on page 119	6	r/w
3C0	10	"Mode control," described on page 119	8	r/w
3C0	11	"Overscan color," described on page 121	8	r/w
3C0	12	"Color plane enable," described on page 121	6	r/w
3C0	13	"Horizontal pixel panning," described on page 122	4	r/w
3C0	14	"Color select," described on page 123	4	r/w

Table 3.2 VGA general registers

I/O mapped port	Index			
(hex)	(hex)	Register	Bits	r/w
3C2	-	"Item select/miscellaneous output," described on	8	W
3CC	-	page 124	8	r
3BA/3DA		"Feature control/vertical enable," described on	4	W
3CA	-	page 125	4	r
3C2	-	"Input status 0," described on page 126	8	r
3BA/3DA		"Input status 1," described on page 126	6	r

Table 3.3 VGA sequencer registers

I/O mapped port	Index			
(hex)	(hex)	Register	Bits	r/w
3C4	-	"Sequencer index," described on page 128	4	r/w
3C5	00	"Reset," described on page 128	2	r/w
3C5	01	"Clocking mode," described on page 128	6	r/w
3C5	02	"Map mask," described on page 129	4	r/w
3C5	03	"Character map select," described on page 130	6	r/w
3C5	04	"Memory mode," described on page 131	4	r/w

Table 3.4 VGA graphics controller registers

Index			
(hex)	Register	Bits	r/w
-	"Graphics index," described on page 132	4	r/w
00	"Set/reset," described on page 132	4	r/w
01	"Enable set/reset," described on page 132	4	r/w
02	"Color compare," described on page 133	4	r/w
03	"Data rotate," described on page 133	5	r/w
04	"Read map select," described on page 134	2	r/w
	(hex) - 00 01 02 03	(hex)Register-"Graphics index," described on page 13200"Set/reset," described on page 13201"Enable set/reset," described on page 13202"Color compare," described on page 13303"Data rotate," described on page 133	(hex)RegisterBits-"Graphics index," described on page 132400"Set/reset," described on page 132401"Enable set/reset," described on page 132402"Color compare," described on page 133403"Data rotate," described on page 1335

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

19

Copyright @1997 Alliance Semiconductor; All rights reserved

¢



Table 3.4 VGA graphics controller registers

I/O mapped port	Index			
(hex)	(hex)	Register	Bits	r/w
3CF	05	"Graphics mode," described on page 134	5	r/w
3CF	06	"Miscellaneous," described on page 135	4	r/w
3CF	07	"Color don't care," described on page 136	4	r/w
3CF	08	"Bit mask," described on page 137	8	r/w

Table 3.5 VGA CRTC registers

I/O mapped port	Index			
(hex)	(hex)	Register	Bits	r/w
3D4	-	"CRTC index," described on page 138	6	r/w
3D5	00	"Horizontal total," described on page 138	8	r/w
3D5	01	"Horizontal display enable end," described on page 140	8	r/w
3D5	02	"Horizontal blank start," described on page 141	8	r/w
3D5	03	"Horizontal blank end," described on page 142	8	r/w
3D5	04	"Horizontal retrace start," described on page 143	8	r/w
3D5	05	"Horizontal retrace end," described on page 144	8	r/w
3D5	06	"Vertical total," described on page 145	8	r/w
3D5	07	"Vertical overflow," described on page 146	8	r/w
3D5	08	"Preset row scan," described on page 146	7	r/w
3D5	09	"Maximum scan line," described on page 147	8	r/w
3D5	0A	"Block cursor start," described on page 148	6	r/w
3D5	0B	"Block cursor end," described on page 149	7	r/w
3D5	0C	"Serial start address," described on page 150	16	r/w
3D5	0E	"Block cursor location," described on page 151	16	r/w
3D5	10	"Vertical retrace end," described on page 153	8	r/w
3D5	11	"Vertical retrace end," described on page 153	8	r/w
3D5	12	"Vertical display enable end," described on page 154	8	r/w
3D5	13	"Serial offset," described on page 155	8	r/w
3D5	14	"Underline location/dword mode," on page 156	7	r/w
3D5	15	"Vertical blank start," described on page 157	8	r/w
3D5	16	"Vertical blank end," described on page 158	8	r/w
3D5	17	"CRTC mode control register," described on page 159	8	r/w
3D5	18	"Line compare," described on page 160	8	r/w
3D5	22	"Readback latch data," described on page 161	8	r
3D5	24	"Attribute index data," described on page 161	8	r

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

20

 \oplus

Preliminary / Proprietary and Confidential



ProMotion-AT3D Tech Manual

Table 3.6 VGA palette DAC registers

I/O mapped	Index	Memory mapped offset			
port (hex)	(hex)	(hex)	Register	Bits	r/w
3C6	-	-	"Palette RAM pel mask," described on page 163	8	r/w
3C7	-	-	"Palette RAM state/read address," described on	8	W
3C7	-	-	page 163	2	r
3C8	-	-	"Palette RAM write address," described on page 164	8	r/w
3C9	-	-	"Palette RAM data," described on page 164	8	r/w
3C9	000–0FF	-	"Primary palette registers 0–255," described on page 165	24	r/w
3C9	100-11F	-	"Secondary palette registers 0–31," described on page 165^{\dagger}	24	r/w

 $^{\dagger}3C9.100-11F$ are extended registers, included in this group for completeness.

.

Preliminary / Proprietary and Confidential

4. **ProMotion-AT3D extended registers**

Table 4.1 Extended setup registers

I/O mapped port (hex) 3C5	Index (hex) 10	Memory mapped offset (hex)	Register "Unlock extended registers," on page 167 3C5.10[7:0] unlock Writing 12h unlocks I/O registers. ProMotion	Bits 8	r/w r/w	Reset 7:0
			memory mapped registers cannot be locked. Writes to regosters 000–13F pass through the command FIFO. Writes to registers 140–1FF do not pass through the command FIFO.			
3C5	11-19	-	"Chip ID," described on page 167 3C5.11[72:0] ASCII string	72	r	-
3C5	1A	-	"Flat model base address," described on page 168 3C5.1A[7:0] base address	8	r/w	[7:0]
3C5	1B	-	"Remap control," on page 168 3C5.1B[5:3] remap host BLT port 3C5.1B[2:0] remap ProMotion registers	6	r/w	[5:0]
3C5	1C	-	"Flat model control," on page 1693C5.1C[0]flat model access3C5.1C[2:1]flat model aperture3C5.1C[3]disable VGA memory access3C5.1C[4]VGA aperture addressing3C5.1C[5]simultanous linear/drawing engine access	6	r/w	[5:0]
3C5	1D	-	"Alternate access space pointer LOW," described on page 171 3C5.1D[7:0] PMPOINTER [9:2]	8	r/w	-
3C5	1E-1F	-	"Alternate access space decode," described on page 172 3C5.1E[15:0] PMDECODE	16	r/w	[15:0]
3C5	20-27	-	"Scratchpad," described on page 174 [†] 3C5.20[64:0] scratchpad	64	r/w	-
3C5	28	-	"Alternate access space pointer HIGH," described on page 177 3C5.28[7:0] PMPOINTER [17:10]	8	r/w	-
3C5	29	-	Reserved	-	-	-
3C5	30	-	"BIOS Paging," on page 177 3C5.30[4:0] BIOS page 3C5.30[6:5] BIOS page memory mapping 3C5.30[7] local	8	r/w	-

[†] ProMotion-3210TM memory mapped scratchpad is not supported. ProMotion-AT3D scratchpad registers are I/O mapped and reverse compatible with ProMotion-6410TM, 6422, AT24, and AT3D.



Table 4.1 Extended setup registers

I/O mapped port	Index	Memory mapped offset					
(hex)	(hex)	(hex)	Register		Bits	r/w	Reset
-	-	1FC-1FE	E "Extended/I	DAC status," on page 178	22	r	-
			1FC[3:0]	command FIFO entries available			
			1FC[4]	DAC threshold red			
			1FC[5]	DAC threshold green			
			1FC[6]	DAC threshold blue			
			1FC[7]	signature analyzer busy			
			1FC[8]	host BLT in progress			
			1FC[9]	host BLT read data available			
			1FC[10]	drawing engine busy			
			1FC[11]	vertical display active			
			1FC[12]	EXVID pin 66 input			
			1FC[13]	EXPCLK pin 67 input			
			1FC[14]	EXSYNC pin 68 input			
			1FC[15]	feature connector input			
			1FC[16]	SDA input, equivalent to 0D0[4]			
-	-	1 FF	"Abort," des	cribed on page 180	0	w	-
			1FF[]	any write aborts drawing operation			

[†] ProMotion-3210TM memory mapped scratchpad is not supported. ProMotion-AT3D scratchpad registers are I/O mapped and reverse compatible with ProMotion-6410TM, 6422, AT24, and AT3D.

Table 4.2 Extended CRTC registers

I/O mapped port	Index	Memory mapped offset					
(hex)	(hex)	(hex)	Register		Bits	r/w	Reset
3D5	19	-	"Horizontal in	terlaced start," on page 181	8	r/w	[7:0] [†]
			3D5.19[7:0]	horizontal interlaced start [7:0] of [8:0]			
3D5	1 A	-	"Vertical exten	ded overflow," on page 181	5	r/w	[4:0] [†]
			3D5.1A[0]	vertical total [10] of [10:0]. "Vertical total," described on page 145.			
			3D5.1A[1]	vertical display enable end [10] of [10:0]. "Vertical display enable end," described on page 154.			
			3D5.1A[2]	vertical blank start [10] of [10:0]. "Vertical blank start," described on page 157.			
			3D5.1A[3]	vertical retrace start [10] of [10:0]. "Vertical retrace start," described on page 152			
			3D5.1A[4]	line compare [10] of [10:0]. "Line compare," described on page 160.			

[†] Writing to 3D5.00 resets this register unless autoreset is disabled with 3D5.1E.



ProMotion-AT3D Tech Manual

Table 4.2 Extended CRTC registers

I/O mapped port	Index	Memory mapped offset					
(hex)	(hex)	(hex)	Register		Bits	r/w	Reset
3D5	1B	-	"Horizontal ov	verflow," on page 182	5	r/w	[4:0] [†]
			3D5.1B[0]	horrizontal total [8] of [8:0]. "Horizontal total," described on page 138.			
			3D5.1B[1]	horizontal display enable end [8] of [8:0]. "Horizontal display enable end," described			
			3D5.1B[2]	on page 140. horizontal blank start [8] of [8:0]. "Horizontal blank start," described on page 141.			
			3D5.1B[3]	horizontal retrace start [8] of [8:0]. "Horizontal retrace start," described on page 143.			
			3D5.1B[4]	horizontal interlaced start [8] of [8:0]. "Horizontal interlaced start," described on page 181.			
3D5	1C	-	"Serial overflo	w," on page 182	8	r/w	[7:0] [†]
			3D5.1C[3:0]	serial start address [19:16] of [19:0]. "Serial start address," described on page 150.			
			3D5.1C[7:4]	serial offset [11:8] of 12. "Serial offset," described on page 155.			
3D5	1D	-	"Character clo	ck adjust," on page 183	3	r/w	[2:0]†
			3D5.1D[2:0]	character clock adjust			
3D5	1E	-	"Extended CRT 3D5.1E[0]	TC autoreset," on page 183 disable automatic CRTC reset	1	r/w	[0]
		164-166		nt position," on page 184	11	r	
_	_	1177-111		ical current position	11	1	_

 † Writing to 3D5.00 resets this register unless autoreset is disabled with 3D5.1E.

Table 4.3 2D Drawing engine registers

I/O mapped port	Index	Memory mapped offset					
(hex)	(hex)	(hex)	Register		Bits	r/w	Reset
-	-	030 "Clipping control," on page 186		ntrol," on page 186	3	r/w	[0]
			030[0] 030[1] 030[2]	clipping enable clipping polarity clipping abort			
-	-	031- 037	Reserved		-	-	-
-	-	038- 039	"Clipping box 038[11:0]	indary left," described on page 187 clipping boundary left	12	r/w	-
-	-	03A- 03B	"Clipping bot 03A[11:0]	undary top," described on page 187 clipping boundary top	12	r/w	-

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved



Preliminary / Proprietary and Confidential

Table 4.3 2D Drawing engine registers

I/O mapped port	Index	Memory mapped offset					
(hex)	(hex)	(hex)	Register	gister	Bits	r/w	Reset
-	-	03C- 03D	"Clipping boundary right," described on page 187		12	r/w	-
			03C[11:0]	clipping boundary right			
-	-	03E-03E	2 r/w	-			
			03E[11:0]	clipping boundary bottom			
-	-	040-	"Drawing eng	gine control," on page 188	32	r/w	[31:0]
		043	040[3:0]	drawing engine command			
			040[5:4]	reserved			
			040[6]	direction x			
			040[7]	direction y			
			040[8]	major axis			
			040[9]	source address XY/linear			
			040[10]	source pattern			
			040[11]	source rectangular/contiguous			
			040[12]	source color/monochrome			
			040[13]	source transparent			
			040[16:14]	pixel depth			
			040[17]	reserved			
			040[18]	destination address XY/linear			
			040[19]	destination rectangular/contiguous			
			040[20]	destination transparent			
			040[21]	destination transparency polarity			
			040[23:22]	pattern format			
			040[26:24]	address model			
			040[28:27]	destination update			
			040[30:29]	quick start			
			040[31]	drawing engine start			
-	-	044-	Reserved.	-	-	-	-
		045					
-	-	046	"Raster operation," described on page 192		4	r/w	-
			046[3:0]	raster operation			
-	-	047	"Byte mask,"	described on page 193	4	r/w	-
			047[3:0]	byte mask			

¢



ProMotion-AT3D Tech Manual

Table 4.3 2D Drawing engine registers

I/O mapped port (hex)	Index (hex)	Memory mapped offset (hex)	Register	Bits	r/w	Reset
-	-	048-	"Pattern," on page 193	64	r/w	-
		04F	8×8 monochrome			
			048[7:0] top row of pattern 048[15:8] second row 048[23:18] third row 048[31:24] fourth row 048[39:32] fifth row 048[47:40] sixth row 048[55;48] seventh row 048[63:56] bottom row of pattern			
			4×4 16-color			
-	-	050- 051	048[3:0] row 1 column 1 of pattern 048[7:4] row 1 column 2 of pattern 048[11:8] row 1 column 3 of pattern 048[15:12] row 1 column 4 of pattern 048[15:12] row 1 column 4 of pattern 048[19:16] row 2 column 1 of pattern 048[23:20] row 2 column 2 of pattern 048[27:24] row 2 column 4 of pattern 048[31:28] row 2 column 4 of pattern 048[35:32] row 3 column 1 of pattern 048[39:36] row 3 column 2 of pattern 048[43:40] row 3 column 3 of pattern 048[47:44] row 3 column 4 of pattern 048[55:52] row 4 column 1 of pattern 048[55:52] row 4 column 1 of pattern 048[55:52] row 4 column 3 of pattern 048[55:52] row 4 column 4 of pattern 048[55:56] row 4 column 4 of pattern 048[63:60] row 4 column 4 of pattern 048[63:60] row 4 column 4 of pattern	12	r/w	-
			050[11:0] source location x Linear addressing mode			
			050[11:0] source linear pixel address [11:00]			
-	-	052-	"Source location Y/high," described on page 196	12	r/w	-
		053	XY addressing mode			
			052[11:0] source location y			
			Linear addressing mode			
			052[11:0] source linear pixel address [23:12]			
-	-	054– 055	"Destination location X/low," described on page 197 XY addressing mode 054[11:0] destination location x	12	r/w	-
			Linear addressing mode			
			054[11:0] destination linear pixel address			

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

27

Copyright @1997 Alliance Semiconductor; All rights reserved

¢



Preliminary / Proprietary and Confidential

Table 4.3 2D Drawing engine registers

I/O mapped port	Index	Memory mapped offset					
(hex)	(hex)	(hex)	Register		Bits	r/w	Reset
-	-	056-	"Destination location	n Y/high," described on page 197	12	r/w	-
		057	XY addressing mode	e			
			056[11:0] desti	nation location y			
			Linear addressing m	ode			
			056[11:0] desti	nation linear pixel address			
-	-	058- 059	"Source size X/vecto 198	or pixel count," described on page	12	r/w	-
			058[11:0] dime	ension x pixel count			
-	-	05A-	"Source size Y," des	cribed on page 198	12	r/w	-
		05B	05A[11:0] dime	ension y pixel count			
-	-	05C-	"Destination row pi	tch," described on page 199	13	r/w	-
		05D	05C[12:0] desti	nation row pitch			
-	-	05E05F	"Source row pitch,"	described on page 199	13	r/w	-
			05E[12:0] sour	ce row pitch			
-	-	060-	"Foreground color,"	on page 200	32	r/w	-
		063	4-bit packed mode				
			060[3:0] foreg	ground color			
				ground color			
			060[31:28] reser	rved			
			8-bit mode				
			060[7:0] foreş 060[31:8] reser	ground color wed			
			16-bit mode				
			060[15:0] foreg 060[31:16] reser	ground color ved			
			32-bit mode				
			060[31:0] fores	ground color			

28

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

¢

Y

Preliminary / Proprietary and Confidential



ProMotion-AT3D Tech Manual

Table 4.3 2D Drawing engine registers

I/O mapped port (hex)	Index (hex)	Memory mapped offset (hex)	Register		Bits	r/w	Reset
-	-	064-	•	color/source transparency," on page 201	32	r/w	-
		067	4-bit packed n	node			
			064[3:0] 064[7:4] 064[31:28]	foreground color background color reserved			
			8-bit mode				
			064[7:0] 064[31:8]	background color reserved			
			16-bit mode				
			064[15:0] 064[31:16]	background color reserved			
			32-bit mode				
			064[31:0]	background color			
-	-	068- 06B	Reserved		-	-	-
-	-	06C 06E	"Destination tr 202	ansparency color," described on page	24	r/w	-
			8-bit mode				
			06C[7:0] 06C[31:8]	destination transparency color reserved			
			16-bit mode				
			06C[15:0] 06C[31:16]	destination transparency color reserved			
			32-bit mode				
			06C[31:0]	destination transparency color			
-	-	06F	"Destination tr 203	ansparency mask," described on page	5	r/w	-
			06F[0] 06F[1] 06F[2] 06F[3] 06F[4]	compare bits [7:0] compare bits [14:8] compare bit [15] compare bits [23:16] compare bits [31:24] against color [7:0]			
	-	070-	"DDA axial ste	p constant," described on page 203	16	r/w	-
-							
-		071	070[15:0]	DDA axial step constant			

29

¢



Preliminary / Proprietary and Confidential

Table 4.3 2D Drawing engine registers

I/O mapped port	Index	Memory mapped offset				
(hex)	(hex)	(hex)	Register	Bits	r/w	Reset
-	-	074-	"DDA error term," described on page 204	16	r/w	-
		075	074[15:0] error term			
-	-	076-	Reserved	-	-	-
		07F				

Table 4.4 Motion video registers

I/O		Memory				
mapped		mapped				
port	Index	offset				
(hex)	(hex)	(hex)	Register	Bits	r/w	Reset
-	-	080	See "Extended configuration registers" on page 33.	8	r/w	[6:0]†
-	-	081	Reserved	-	-	-
-	-	082-	"vWindow group 0 control," on page 205	15	r/w	[14:0] [†]
		083	082[0] enable vWindow			
			082[3:1] vWindow pixel bit-depth			
			082[6:4] vWindow format			
			082[7] reserved			
			082[8] YUV to RGB conversion enable			
			082[9] motion video stretch			
			082[10] stretch video interpolation horizontal			
			082[11] stretch video interpolation vertical			
			082[12] Smoothing filter enable			
			082[13] reserved			
			082[14] chromakey enable			
-	-	084-	"vWindow group 0 data pitch," on page 207	12	r/w	-
		085	084[11:0] base address			
_	-	086-	"vWindow group 0 scale factor horizontal," described	12	r/w	_
		087	on page 208		-,	
		007	1 0			
			088[11:0] motion video scale factor horizontal			
-	-	088-	"vWindow group 0 scale offset horizontal," described	12	r/w	
		089	on page 208			
			086[11:0] motion video group 0 scale offset horizontal			
-	-	08A-	"vWindow group 0 scale factor vertical," described on		r/w	-
		08B	page 209			
			08A[11:0] motion video group 0 scale factor vertical 1			
-	-	08C-	"vWindow group 0 stretch offset vertical," described	12	r/w	-
		08D	on page 209		17 17	
			08C[11:0] motion video group 0 stretch offset vertical			

 $^{\uparrow}$ Writing to 3D5.00 resets this register unless autoreset is disabled with 3D5.1E.

Copyright ©1997 Alliance Semiconductor; All rights reserved



Table 4.4 Motion video registers

I/O		Memory				
napped	- 1	mapped				
port	Index	offset				
(hex)	(hex)	(hex)	Register	Bits	r/w	Reset
-	-	08E08F	"Tile sequence control," described on page 210	16	r/w	[9:8],
			08E[3:0] sequence base 08E[7:4] sequence length 08E[8] VMI+ swap 08E[9] pin swap 08E[11:10] number of buffers 08E[12] stereo 08E[15:10] reserved			[3:0]
-	-	090	"Chromakey color," described on page 210	24	r/w	-
			direct color			
			090[23:0] chromakey color			
			indexed 8-bit color			
			090[7:0] chromakey color 090[23:8] reserved			
-	-	092	"vWindow group 1 control," on page 211	15	r/w	[14:0]†
			092[0]enable vWindow092[3:1]vWindow pixel bit-depth092[6:4]vWindow format092[7]reserved092[8]YUV to RGB conversion enable092[9]motion video stretch092[10]stretch video interpolation horizontal092[11]stretch video interpolation vertical092[12]Smoothing filter enable092[13]reserved092[14]chromakey enable			
-	-	094	"vWindow group 1 data pitch," described on page	24	r/w	-
			213			
		096	094[23:0] data pitch "vWindow group 1 scale factor horizontal," descrif	ad 12	r/w	
-	-	090	on page 214	Jed 12	17 W	-
			096[11:0] motion video stretch factor horizontal 1			
-	-	098	"vWindow group 1 scale offset horizontal," describ on page 215	oed 16	r/w	-
			096[15:0] motion video stretch factor horizontal 2			
_	-	09A	"vWindow group 1 scale factor vertical," described page 215	on 12	r/w	-
			09A[11:0] motion video stretch factor vertical 1			
-	-	09C	"vWindow group 1 stretch offset vertical," describe on page 216	ed 16	r/w	-
			09A[15:0] motion video stretch factor vertical 2			

[†] Writing to 3D5.00 resets this register unless autoreset is disabled with 3D5.1E.

 \mathbf{k}

ProMotion-AT3D Tech Manual

Preliminary / Proprietary and Confidential

Table 4.5 Video tile buffer registers

I/O mapped port (hex)	Index (hex)	Memory mapped offset (hex)	Register	Bits	r/w	Reset
-	-	200	"Tile 0 control register," on page 217	4	r/w	-
		200	200[2:0] tile vWindow select 200[3] reserved 200[4] tile rightmost	1	17 **	
-	-	202- 203	"Tile 0 display position left," on page 217 202[10:0] display position left	11	r/w	-
-	-	204- 205	"Tile 0 display position right," on page 218 204[10:0] display position right	11	r/w	-
-	-	206- 207	"Tile 0 display position bottom," on page 218 206[10:0] display position bottom	11	r/w	-
-	-	208- 209	"Tile 0 data width," on page 219 208[10:0] data width	11	r/w	-
-	-	20A- 20C	"Tile 0 data location," on page 219 20A[21:0] data location	22	r/w	-
-	-	210- 21F	Tile 1 register group	-	r/w	-
-	-	220- 22F	Tile 2 register group	-	r/w	-
-	-	230- 23F	Tile 3 register group	-	r/w	-
-	-	240- 24F	Tile 4 register group	-	r/w	-
-	-	250- 25F	Tile 5 register group	-	r/w	-
-	-	260- 26F	Tile 6 register group	-	r/w	-
-	-	270- 27F	Tile 7 register group	-	r/w	-
-	-	280- 28F	Tile 8 register group	-	r/w	-
-	-	290– 29F	Tile 9 register group	-	r/w	-
-	-	2A0- 2AF	Tile 10 register group	-	r/w	-
-	-	2B0 2BF	Tile 11 register group	-	r/w	-

32

r




Table 4.6 Extended configuration registers

I/O mapped port (hex)	Index (hex)	Memory mapped offset (hex)	Register		Bits	r/w	Reset
-	-	080	"Serial control," (on page 221	8	r/w	[6:0] [†]
			080[2:0] d 080[4:3] d 080[5] e 080[6] e	lesktop pixel bit-depth lesktop pixel format nable double index nable extended VGA modes ibble swap mode			
-	-	0C0	"Page offset," on	page 222	10	r/w	[9:0] [†]
			0C0[9:0] p	age offset			
-	-	0C2	"Aperture contro	l," on page 223	11	r/w	[6:4]
			0C2[1] rd 0C2[3:2] R 0C2[4] fl 0C2[6:5] p 0C2[7] h	ideo subsystem select eserved OM access lash ROM enable salette DAC access lost XY addressing enable eserved			
-	-	0C3	Reserved		7	r/w	-
-	-	0C4	0C4[0] N 0C4[1] N 0C4[2] rr 0C4[3] fa 0C4[4] N 0C4[5] 1 0C4[5] 1 0C4[5] 1 0C4[6] N 0C4[7] N 0C4[7] N 0C4[8] M 0C4[9] N	 r configuration," on page 224 dD[30] interleaved memory dD[22] fast RAS disable eserved. ast RMW disable; dual bank drive (Rev. C) dD[29] dual WE select 28-bit graphics engine enable must be set to 1 dD[23] dual RAS drive enable dD[17] BetterHalfTM enable dD[16] 64-bit memory bus enable dD[17] single cycle page mode enable low DRAM refresh enable 	12	r/w	[5]
_	-	0C6	Reserved		_	_	_
-	-	0C7		djust," on page 225	4	-	-
† Writing			0C6[0] D 0C6[3:1] D)RAM read timing adjust RAM timing delay select autoreset is disabled with 3D5.1E.			

[†] Writing to 3D5.00 resets this register unless autoreset is disabled with 3D5.1E.

 \oplus



Preliminary / Proprietary and Confidential

Table 4.6 Extended configuration registers

I/O mapped port (hex)	Index (hex)	Memory mapped offset (hex)	Register		Bits	r/w	Reset
-	-	0C8	8	e," on page 226	14	r/w	[13:0]
			0C8[0] 0C8[1] 0C8[2] 0C8[3] 0C8[4] 0C8[5] 0C8[6] 0C8[7] 0C8[7] 0C8[9] 0C8[10] 0C8[11] 0C8[12]	lock VGA sequencer register 3C5 lock VGA CRTC registers 3D5.00–24h lock VGA graphics controller registers lock VGA attribute controller registers lock VGA general registers force CRTC 0–7 unlock force 8-dot clock force graphics mode force DCLK=VCLK force 3C2[3:2] = 11b cursor blink disable DRAM refresh disable VGA I/O disable reserved			
	_	0CA	0C8[13] "Host interfac	e," on page 227	4	r/w	_
			0CA[0] 0CA[1] 0CA[2] 0CA[3]	MD[27] PCI host interface enable MD[26] double edge feature connector MD[25] tri-state <u>IDEV</u> MD[10] PCI 66 MHz enable			
-	-	0CB		ency," on page 228	8	r/w	-
	-	0CC	0CB[7:0] "Feature conn	clock cycles ector control," on page 228	8	r/w	[7],
			0CC[0] 0CC[1] 0CC[2] 0CC[3] 0CC[4] 0CC[6:5] 0CC[7]	MD[15] VAFC feature connector enable feature connector direction feature connector disable genlock enable genlock reset genlock interlaced control generic feature connector enable			[3:1]
-	-	0CD		ire connector control," on page 229	8	r/w	-
-	-	0CE	0CD[7:0] "VAFC control	generic feature connector outputs I," on page 230	5	r/w	-
			0CE[0] 0CE[1] 0CE[2] 0CE[3] 0CE[4]	DCLK control GRDY control chromakey enable feature connector format direct reserved			
-	-	0CF	"Genlock cont 0CF[3:0]	trol," on page 231 vertical skew	8	r/w	-
			0CF[3:0] 0CF[7:4]	horizontal skew			

 † Writing to 3D5.00 resets this register unless autoreset is disabled with 3D5.1E.

Copyright ©1997 Alliance Semiconductor; All rights reserved



ProMotion-AT3D Tech Manual

Table 4.6 Extended configuration registers

	Memory					
I/O	mapped					
mapped Index	offset					
port (hex) (hex)	(hex)	Register		Bits	r/w	Reset
	0D0	"DPMS/sync	control," on page 232	7	r/w	[6:0]
		0D0[0] 0D0[1] 0D0[2] 0D0[3] 0D0[5:4] 0D0[6]	DPMS HSYNC suspend DPMS VSYNC suspend DDC tri state HSYNC SCL level [0] of [1:0] SDA level SCL level [1] of [1:0]			
	0D2	"Monitor inte	rlace control," on page 232	1	r/w	[0]†
		0D2[0] 0D2[1]	enable interlace Drive XODD pin			
	0D4		equest point," on page 233	24	r/w	[23:16] = 14h
		0D4[7:0] 0D4[15:8] 0D4[23:16]	high priority request point–page break high priority request point–no break low priority request point			_ 141 [15:8]= 14h
						[7:0] = 14h
	0D8	"FIFO underf	low," on page 234	1	r/w	
		0D7[0]	FIFO underflow			
	0D9 0DA	0D9[3:0] 0D9[5:4] 0D9[6] 0D9[7] Reserved	aal timing," on page 234 EPROM access timing LDEV wait states disable PCI STOP disable PCI LOCK	8	r/w -	[7:6], [5:4] = 2h if PCI 66 MHz [5:4] = 1h if PCI 33 MHz [3:0] = 8h
	0DB	Enable Extend	led registers	4	r/w	-
		0DB[0] 0DB[1] 0DB[2] 0DB[3]	enable extended register - DOS space enable extended registers - linear space enable coprocessor aperture enable second linear aperture			
	0DC- 0DD	Bi-endian cor	itrol	12	r/w	-

 † Writing to 3D5.00 resets this register unless autoreset is disabled with 3D5.1E.

¢



Table 4.7 Hardware cursor registers

I/0		Memory				
mapped		mapped				
port	Index	offset				
(hex)	(hex)	(hex)	Register	Bits	r/w	Reset
-	-	140	"Hardware cursor control," on page 237	3	r/w	‡
			140[0] hw cursor enable			
			140[1] hw 3-color mode			
			140[2] hw cursor full-color enable			
-	-	141	"Hardware cursor color 1," on page 238	8	r/w	-
			141[7:0] hw cursor color 1			
-	-	142	"Hardware cursor color 2," on page 239	8	r/w	-
			142[7:0] hw cursor color 2			
-	-	143	"Hardware cursor color 3," on page 239	8	r/w	-
			143[7:0] hw cursor color 3			
-	-	144-	"Hardware cursor pattern base address," on page 239	12	r/w	-
		145	144[11:0] hw cursor pattern location			
-	-	147	Reserved.	-	-	-
-	-	148-	"Hardware cursor display position X," on page 240	12	r/w	-
		149	148[11:0] hw cursor position x			
-	-	14A-	"Hardware cursor display position Y," on page 240	12	r/w	-
		14B	14A[11:0] hw cursor position y			
-	-	14C	"Hardware cursor display offset X," on page 241	6	r/w	-
			14C[5:0] hw cursor offset x			
-	-	14E	"Hardware cursor display offset Y," on page 242	6	r/w	-
			14E[5:0] hw cursor offset y			

^{\ddagger} Any write to VGA CRTC registers index 0–17 resets bits [1:0] to 0.

Table 4.8 PCI configuration registers

PCI I/O	Index	Offset					
(hex)	(hex)	(hex)	Register		Bits	r/w	Reset
00 -		180-	"PCI vendor I	D," on page 244	16	r	1142h
		181	180[15:0]	vendor ID: 1142h			
02 -	-	182-	"PCI device II)," on page 244	16	r	643Dh
		183	182[15:0]	device ID: 643Dh			
04	-	184	"PCI comman	d," on page 244	6	r/w	[5:0]
			184[0]	I/O space enable			
			184[1]	memory space enable			
			184[4:2]	reserved; always zero			
			184[5]	VGA palette snooping			
05	-	185	Reserved.		-	-	-

 \dagger PCI specification defines these registers as r/w but ProMotion implements them read-only, returning 0.

 \mathbf{k}

Table 4.8 PCI configuration registers

PCI I/O	Index	Offset				
(hex)	(hex)	(hex)	Register	Bits	r/w	Reset
)6–07	-	186-	"PCI status," on page 245	16	r	40h
		187	186[8:0] reserved 186[10:9] DEVSEL timing 186[14:11] reserved			
)8	-	188	186[15] detected parity error "PCI revision ID," on page 246	8	r	-
/0		100		0	1	
09		189	188[7:0] revision ID "Class code," on page 246	16	r	300h
		107	189[7:0] class code: 300h 189[15:8] reserved	10	I	50011
0A-0B	-	18A– 18B	Reserved.	-	-	-
0C	-	18C	"Cache line size," on page 246	-	r‡	0
			18C[0:0] cache line size			
0D	-	18D	"Latency timer," on page 247	-	r‡	0
			18D[0:0] latency timer			
DE	-	18E	"Header type," on page 247	-	r	0
			18E[0:0] header type			
)F	-	18F	"BIST," on page 247	-	r‡	0
			18C[0:0] BIST			
10-1B	-	190-	"PCI memory base address," on page	248 32	r/w	[31:0]
		193	190[0] memory space indicator 190[23:1] reserved 190[31:24] base address			
14-17	-	194-	"PCI I/O base address," on page 248	32	r/w	[3:1]
		197	194[0] I/O space indicator, defa 194[3:1] reserved 194[31:4] base address	ault=1		
28-2B	-	1A8-	Reserved.	-	-	-
		1AB				5 4 5 A 7
2C-2D	-	1AC– 1AD	"Subsystem vendor ID," on page 249	16	r	[15:0]
2E-2F	-	1AE– 1AF	"Subsystem ID," on page 249	16	r	[15:0]
30–3C	-	1B0-	"Expansion ROM base address," on pa	age 249 32	r/w	[0]
		1BB	1B0[0] ROM address enable 1B0[15:1] reserved 1B0[31:16] ROM base address			
3C	-	1BC	"Interrupt line," on page 250	8	r/w	[7:0]
-		-	1BC[7:0] interrupt line	2		r]
3D	-	1BD	"Interrupt pin," on page 250	1	r†	1h
			1BD[0] set by MD[11] cfg. strap		÷1	

† PCI specification defines these registers as r/w but ProMotion implements them read-only, returning 0.

Copyright ©1997 Alliance Semiconductor; All rights reserved



Preliminary / Proprietary and Confidential

Table 4.8 PCI configuration registers

Index	Offset					
(hex)	(hex)	Register		Bits	r/w	Reset
-	1 BE	"Minimum g	grant," on page 251	8	r†	[7:0]
		1BE[7:0]	minimum grant			
-	1 BF	"Maximum g	grant," on page 251	8	r†	[7:0]
		1BF[7:0]	maximum grant			
-	1 C 0	"Enable write	e subsystem ID," on page 251	3	r	[2:0]
		1C0[0] 1C0[1] 1C0[2]	subsystem vendor id subsystem device id dual PCI id. reset: cnf MD[24]			
	Index (hex) - -	(hex) (hex) - 1 BE - 1 BF	(hex) (hex) Register - 1BE "Minimum g - 1BE 1BE[7:0] - 1C0 "Enable write	(hex) Register - 1BE "Minimum grant," on page 251 - 1BE IBE[7:0] minimum grant - 1BF "Maximum grant," on page 251 IBF[7:0] maximum grant - 1C0 "Enable write subsystem ID," on page 251 IC0[0] subsystem vendor id 1C0[1] subsystem device id Subsystem vendor id Subsystem device id	(hex) Register Bits - 1BE "Minimum grant," on page 251 8 - 1BE[7:0] minimum grant 8 - 1BF "Maximum grant," on page 251 8 - 1BF "Maximum grant," on page 251 8 - 1BF[7:0] maximum grant 7 - 1C0 "Enable write subsystem ID," on page 251 3 1 1C0[0] subsystem vendor id 10[1]	(hex) Register Bits r/w - 1BE "Minimum grant," on page 251 8 r‡ - 1BE[7:0] minimum grant 8 r‡ - 1BF "Maximum grant," on page 251 8 r‡ - 1BF[7:0] maximum grant 1 1 - 1C0[0] subsystem vendor id 1C0[1] subsystem vendor id subsystem device id 1

† PCI specification defines these registers as r/w but ProMotion implements them read-only, returning 0.

Table 4.9 DAC registers

I/O mapped	Index	Memory mapped offset					
port (hex)	(hex)	(hex)	Register		Bits	r/w	Reset
-	-	0E0	"Color correc	tion," on page 253	7	r/w	t
			0E0[1:0] 0E0[3:2] 0E0[4] 0E0[5] 0E0[6]	desktop color correction vWindow color correction host RAM data width host palette select reserved			
-	-	0E4		," on page 254	4	r/w	t
			0E4[0] 0E4[1] 0E4[2] 0E4[3]	blanking pedestal enable reserved overcurrent boost DAC power			
	-	0E5	"Overcurrent	red," on page 254	6	r/w	-
			0E5[2:0] 0E5[5:3]	reserved red vWindow boost			
	-	0E6	"Overcurrent	green," on page 255	6	r/w	-
			0E6[2:0] 0E6[5:3]	reserved green vWindow boost			
	-	0E7	"Overcurrent	blue," on page 255	6	r/w	-
			0E7[2:0] 0E7[5:3]	reserved blue vWindow boost			

[†] Writing to 3D5.00 resets this register unless autoreset is disabled with 3D5.1E.

38

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

L.

ProMotion-AT3D Tech Manual

Table 4.10 Clock registers

I/O mapped port (hex)	Index (hex)	Memory mapped offset (hex)	Register		Bits	r/w	Reset
-	-	0E8	"MCLK contro 0E8[0] 0E8[1] 0E8[3:2] 0E8[6:4] 0E8[7]	ol," on page 258 MCLK bypass MCLK power off MCLK postscaler MCLK frequency range MCLK high speed	8	r/w	[0] = MD[21] [1] = MD[21]
-	-	0E9	"MCLK denor 0E8[6:0] 0E8[7]	ninator," on page 259 MCLK denominator (M) reserved	8	r/w	-
-	-	0EA	"MCLK nume 0E8[6:0] 0E8[7]	rator," on page 259 MCLK numerator (N) reserved	8	r/w	-
-	-	0EB	Reserved		3	r/w	MD[20: 18]
-	-	0EC	"VCLK contro 0EC[0] 0EC[1] 0EC[3:2] 0EC[6:4] 0EC[7]	ol," on page 259 VCLK bypass VCLK power off VCLK postscaler VCLK frequency range VCLK high speed	8	r/w	[0] = MD[21] [1] = MD[21]
-	-	0ED		ninator," on page 260 VCLK denominator (M) reserved	8	r/w	-
-	-	0EE	"VCLK numer 0EC[6:0] 0EC[7]	rator," on page 261 VCLK numerator (N) reserved	8	r/w	-
-	-	0EF	Reserved		-	-	-
-	-	0F0	"VCLK defaul 0F0[1:0] 0F0[3:2] 0F0[6:4] 0F0[7]	t 0 control," on page 261 reserved VCLK default 0 postscaler VCLK default 0 frequency range reserved	8	r/w	
-	-	0F1	"VCLK defaul 0F0[14:8] 0F0[15]	t 0 denominator," on page 262 VCLK default 0 denominator (M) reserved	8	r/w	-
-	-	0F2	"VCLK defaul 0F0[6:0] 0F0[7]	t 0 numerator," on page 262 VCLK default 0 numerator (N) reserved	8	r/w	-
_	_	0F3	Reserved.		8	r/w	-

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

39

Copyright @1997 Alliance Semiconductor; All rights reserved

Preliminary / Proprietary and Confidential

Table 4.10 Clock registers

I/O mapped port	Index	Memory mapped offset					
(hex)	(hex)	(hex)	Register		Bits	r/w	Reset
-	-	0F4	"VCLK default 1	control," on page 263	8	r/w	-
			0F4[3:2] 0F4[6:4]	reserved VCLK default 1 postscaler VCLK default 1 frequency range reserved			
-	-	0F5	0F4[14:8]	denominator," on page 263 VCLK default 1 denominator (M) reserved	8	r/w	-
-	-	0F6	0F4[22:16]	numerator," on page 264 VCLK default 1 numerator (N) reserved	8	r/w	-
-	-	0F7	Reserved.		8	r/w	-

Table 4.11General purpose I/O registers

I/O mapped port	Index	Memory mapped offset					
(hex)	(hex)	(hex)	Register		Bits	r/w	Reset
-	-	1 F0	"GPIO con	trol," on page 265	8	r/w	[7:0]
			1F0[0]	GPIO pin 0 enable			
			1F0[1]	GPIO pin 1 enable			
			1F0[2]	GPIO pin 2 enable			
			1F0[3]	GPIO pin 3 enable			
			1F0[4]	GPIO pin 4 enable			
			1F0[5]	GPIO pin 5 enable			
			1F0[6]	GPIO pin 6 enable			
			1F0[7]	GPIO pin 7 enable			
-	-	1F1	"GPIO dire	ection," on page 265	8	r/w	-
			1F1[0]	GPIO pin 0 output enable			
			1F1[1]	GPIO pin 1 output enable			
			1F1[2]	GPIO pin 2 output enable			
			1F1[3]	GPIO pin 3 output enable			
			1F1[4]	GPIO pin 4 output enable			
			1F1[5]	GPIO pin 5 output enable			
			1F1[6]	GPIO pin 6 output enable			
			1F1[7]	GPIO pin 7 output enable			

40

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

¢

Preliminary / Proprietary and Confidential




Table 4.11General purpose I/O registers

I/O mapped		Memory mapped						
port	Index	offset						
(hex)	(hex)	(hex)	Register		Bit	ts	r/w	Reset
-	-	1F2	"GPIO leve	el," on page 266	8		r/w	-
			1F2[0]	GPIO pin 0 level				
			1F2[1]	GPIO pin 1 level				
			1F2[2]	GPIO pin 2 level				
			1F2[3]	GPIO pin 3 level				
			1F2[4]	GPIO pin 4 level				
			1F2[5]	GPIO pin 5 level				
			1F2[6]	GPIO pin 6 level				
			1F2[7]	GPIO pin 7 level				
-	-	1F3	"GPIO read	dback," on page 267	8		r	-
			1F3[0]	GPIO pin 0 status				
			1F3[1]	GPIO pin 1 status				
			1F3[2]	GPIO pin 2 status				
			1F3[3]	GPIO pin 3 status				
			1F3[4]	GPIO pin 4 status				
			1F3[5]	GPIO pin 5 status				
			1F3[6]	GPIO pin 6 status				
			1F3[7]	GPIO pin 7 status				

Table 4.12VMI+ host port registers

I/O mapped port	Index	Memory mapped offset					
(hex)	(hex)	(hex)	Register		Bits	r/w	Reset
-	-	100	"VMI+ host]	port 0 control," on page 269	6	r/w	[7:0]
			100[0]	port 0 enable			
			100[1]	port 0 repeat			
			100[2]	port 0 access type			
			100[3]	port 0 retry			
			100[5:4]	port 0 width			
-	-	101	"VMI+ host]	port 0 timing," on page 270	8	r/w	-
			101[3:0]	port 0 command pulse width			
			101[7:4]	port 0 time-out			
-	-	102	"VMI+ host]	port 0 index offset," on page 270	16	r/w	-
			102[15:0]	port 0 index offset			
-	-	104	"VMI+ host]	port 1 control," on page 270	6	r/w	[7:0]
			104[0]	port 1 enable			
			104[1]	port 1 repeat			
			104[2]	port 1 access type			
			104[3]	port 1 retry			
			104[5:4]	port 1 width			

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

 \mathbf{k}

Preliminary / Proprietary and Confidential

Table 4.12VMI+ host port registers

ProMotion-AT3D Tech Manual

I/O mapped port Index		Memory mapped offset				
(hex)	(hex)	(hex)	Register	Bits	r/w	Reset
-	-	105	"VMI+ host port 1 timing," on page 271	8	r/w	-
			105[3:0] port 1 command pulse width			
			105[7:4] port 1 time-out			
-	-	106	"VMI+ host port 1 index offset," on page 272	16	r/w	-
			106[15:0] port 1 index offset			

Table 4.13THP interface registers

I/O mapped port	Index	Memory mapped offset					
(hex)	(hex)	(hex)	Register		Bits	r/w	Reset
-	-	110	THP control		2	r/w	[1:0]
			110[1:0]	3Dfx THP interface mode			
-	-	111	Reserved.		-	-	-
-	-	112	Slave request	high timing	8	r/w	-
			112[7:0]	slave request high timing			
-	-	113	Slave grant hi	gh timing	8	r/w	-
			113[7:0]	slave grant high timing			
_	-	1F4-1F5	"Serial input,	" on page 274	16	r	-
			1F4[15:0]ser	ial input			

¢



Table 4.14VMI+ video port registers

I/O mapped port (hex)	Index (hex)	Memory mapped offset (hex)	Register		Bits	r/w	Reset
-	-	()	9	port control " on page 275	32	r/w	_
-	-	120– 123	"VMI+ video 120[31] 120[29] 120[29] 120[27] 120[26] 120[25] 120[24] 120[22] 120[22] 120[21] 120[20] 120[19] 120[18] 120[15] 120[14:13] 120[12:9] 120[12:9]	port control," on page 275 invert TVCLK input internal active swap odd and even lines in memory (top even) swap U & V memory reset line counter on falling VSYNC increment line counter on rising HSYNC reset pixel counter on falling VSYNC increment line counter on falling VSYNC internal vertical blank internal horizontal blank internal odd field XVSYNC pin positive (active LOW) XHSYNC pin positive (active LOW) XODD pin positive (active LOW) source interlace divide clock by 2 invert pixel qualifier reserved FIFO trip point decimation vertical	32	r/w	-
			120[5:3] 120[2] 120[1] 120[0]	decimation horizontal input averaging double buffering VMI+ video port enable			
-	-	124-		input port pitch," on page 277	32	r/w	-
		125	124[11:0]	VMI+ video port pitch IS bits 2:0 must be 0			
			124[31:12]	VMI+ video port pitch			
-	-	126	Reserved.		-	-	-
-	-	127	"VMI+ FIFO s 127[6:0] 127[7]	tatus," described on page 278 reserved VMI+ FIFO status ∫≌ reset on read			
-	-	128-	"VMI+ video	port base address 0," on page 278	19	r/w	-
		12A	128[18:0]	base address 0 [33] bits 2:0 must be 0			
-	-	12B	Reserved		-	-	-
-	-	12C-	"VMI+ video	port base address 1," on page 279	19	r/w	-
		12E	12C[18:0]	base address 0			
-	-	12F	Reserved		-	-	-
-	-	130- 131		cropping boundary left," on page 279	10	r/w	-
		131	130[9:0]	left boundary, in TVCLKs			

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved



Table 4.14VMI+ video port registers

I/O mapped port	Index	Memory mapped offset				
(hex)	(hex)	(hex)	Register	Bits	r/w	Reset
-	-	132-	"Video input cropping boundary top," on page 280	10	r/w	-
		133	132[9:0] top boundary, in TVCLKs			
-	-	134-	"Video input cropping boundary right," on page 280	10	r/w	-
		135	134[9:0] right boundary, in TVCLKs			
-	-	136-	"Video input cropping boundary bottom," on page	10	r/w	-
		137	281			
			136[9:0] bottom boundary in TVCLKs			

¢



ProMotion-AT3D Tech Manual

Table 4.153D rendering engine registers

I/O mapped port (hex)	Index (hex)	Memory mapped offset (hex)	Register		Bits	r/w	Reset
-	-	300-	"Polygon engi	ne control 0," on page 282	32	r/w	[27:26]
		303	300[2:1]	Quick start enable			= reset
			300[3]	TLUT load cycle			on read
			300[4]	Texture enable			
			300[5]	Texture address jitter enable			
			300[6]	Texture data dithering enable			
			300[7]	Texture feed-forward dither			
			300[8]	Texture transparency enable			
			300[9]	Gouraud shading enable			
			300[10]	Lighting enable			
			300[11]	Fog enable			
			300[14:12]	Destination format			
			300[15]	Vertex alpha enable			
			300[16]	Z-buffer read			
			300[17]	Z-buffer write Z-buffer tiled			
			300[18]	Z-buffer filed MIPMap enable			
			300[19] 300[20]	3D Clipping enable			
			300[20]	Disable low-angle line correction			
			300[23]	Gradient re-interpolation enable			
			300[25:24]	Bounding box control			
			300[27:26]	Bounding box check results			
			300[30:28]	Back buffer width			
			300[31]	Polygon start			
-	-	304-	"Polygon engi	ne control 1," on page 284	32	r/w	[27:26]
		307	304[5]	Enable programmable gradient re- interpolation			= reset on read
			304[6]	Texture mirror			
			304[7]	Texture clamp			
			304[8]	Texture address rounding disable			
			304[9]	Texture source alpha enable			
				[37] You must set both 304[9] and 30C[3]			
				to enable source texture alpha			
			304[10]	Alpha polarity			
			304[11]	Vertex stack disable			
			304[12]	Disable 128 bit access			
			304[15:13] 304[18:16]	Z compare mode			
			304[18:16] 304[21:19]	Gouraud overlap timing - 8bpp Gouraud overlap timing - 16bpp			
			304[21:19]	Gouraud overlap timing - 160pp Gouraud overlap timing - 32 bpp			
			304[23.23] 304[26]	Disable hidden spanlet skip			
			304[28] 304[27]	Disable U/V monotonicity clamp			
			304[27]	3D FIFO watermark			
			304[31]	Overlap Gouraud interpolate & write			
_	-	308-	"Texture map	base address," on page 286	24	r/w	-
		30A	308[23:0]	texture map base address	21	1/ 11	
				*			

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved

 \oplus



Table 4.153D rendering engine registers

I/0		Memory				
mapped		mapped				
port	Index	offset				
(hex)	(hex)	(hex)	Register	Bits	r/w	Reset
-	-	30C	"Texture format," on page 286	11	r/w	-
			30C[2:0] Texel format 30C[3] Source texture alpha enable IF You must set both 30430C[9] ar 30C30C[3] to enable source texture alpha			
			30C[7:5] Texture width 30C[10:8] Texture wrap height	pila		
-	-	30E	"Texel index offset," on page 288	8	r/w	-
			30E[7:0] texel index format			
-	-	30F	Reserved.	-	-	-
-	-	310	"3D internal register index," on page 288	8	r/w	-
			310[2:0] Minor index 310[7:4] Major index			
-	-	311	Reserved.	-	-	-
-	-	312	"Disable span delta calculation," on page 289	8	-	-
			312[0] dY/dx 312[2] dZ/dx 312[3] dW/dx 312[4] dL/dx 312[5] dF/dx 312[6] dUW/dx 312[7] dWV/dx			
-	-	313	Reserved.	-	-	-
-	-	314– 317	"3D internal register data," on page 290 To read or write internal 3D engine registers, wri- the corresponding internal register index into the Index register and read or write the register value from the Data register.	2	r	-
-	-	318– 31A	"Z buffer base pointer," on page 290	24	r/w	-
-	-	31B	Reserved.	-	-	-
-	-	31C- 31D	"Z buffer front clipping plane," on page 291	16	r/w	-
-	-	31E-311	F "Z-buffer back clipping plane," on page 291	16	r/w	-
-	-	320- 322	"Texel transparency color," on page 291	24	r/w	-
-	-	323	Reserved.	-	-	-
-	-	324— 326	"Fog color," on page 292	24	r/w	-
-	-	327	Reserved.	-	-	-
-	-	328– 32A	"Back buffer base address," on page 292	24	r/w	-

46

Copyright @1997 Alliance Semiconductor; All rights reserved

¢

 \Rightarrow

r

Preliminary / Proprietary and Confidential



Table 4.153D rendering engine registers

I/O mapped port	Index	Memory mapped offset				
(hex)	(hex)	(hex)	Register	Bits	r/w	Reset
-	-	32B– 32F	Reserved.	-	-	-
-	-	330- 331	"3D clipping left," on page 293	12	-	-
-	-	332- 333	"3D clipping top," on page 293	12	-	-
-	-	334– 335	"3D clipping right," on page 293	12	-	-
-	-	336– 337	"3D clipping bottom," on page 293	12	-	-
-	-	338– 341	Reserved.	-	-	-

Table 4.16Polygon vertex stack registers

I/O mapped port	Index	Memory mapped offset				
(hex)	(hex)	(hex)	Register	Bits	r/w	Reset
-	-	342- 343	"Destination vertex X stack 0," on page 295	16	r/w	-
-	-	344– 345	Reserved.	-	-	-
-	-	346- 347	"Destination vertex Y stack 0," on page 296	16	r/w	-
-	-	348– 349	Reserved.	-	-	-
-	-	34A- 34B	"Destination vertex Z stack 0," on page 296	16	r/w	-
-	-	34C	Reserved.	-	-	-
-	-	34D	"Destination vertex W stack 0," on page 296	8	r/w	-
-	-	34E-34F	Reserved.	-	-	-
-	-	350	"Destination vertex L (lighting) stack 0," on page 297	8	r/w	-
-	-	351– 352	Reserved.	-	-	-
-	-	353	"Destination vertex A (alpha) stack 0," on page 297	8	r/w	-
-	-	354	"Destination vertex F (fog) stack 0," on page 297	8	r/w	-
-	-	355– 359	Reserved.	-	-	-
-	-	35A	"Source vertex U stack 0," on page 298	16	r/w	-

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved

¢



Table 4.16Polygon vertex stack registers

I/O mapped port (hex)	Index (hex)	Memory mapped offset (hex)	Register	Bits	r/w	Reset
-	-	3 5 E	"Source vertex V stack 0," on page 298	16	r/w	-
-	-	35F	Reserved.	-	-	-
-	-	360- 37F	Polygon stack 1 registers	16	r	-
-	-	380– 39F	Polygon stack 2 registers	16	r	-

Table 4.17Texture scale registers

I/O mapped port (hex)	Index (hex)	Memory mapped offset (hex)	Register	Bits	r/w	Reset
-	-	3C0- 3C1	"U factor," on page 299	16	-	-
-	-	3C2- 3C3	"U offset," on page 299	9	-	-
-	-	3C4- 3C5	"V factor," on page 299	16	-	-
-	-	3C6- 3C7	"V offset," on page 300	9	-	-
-	-	3C8	"Gradient re-interpolation count," on page 300	4	-	Fh

Table 4.18Test Registers

I/O mapped port	Index	Memory mapped offset				
(hex)	(hex)	(hex)	Register	Bits	r/w	Reset
-	-	0B4	"Signature analyzer control," described on page 301	3	r/w	-
			0B4[3:2] signature select 0B4[0] signature start/clear			
-	-	0B5	"Signature value," described on page 302	24	r/w	-
			0B5[23:0] signature value			

48

L

Preliminary / Proprietary and Confidential

5. Pin description

Table 5.1 PCI bus host interface

Signal name	Pin #	I/0	Drive	Description
IDSEL	95	Ι		Host address high byte is zero.
STOP	96	0	12 mA TS	Asserted by ProMotion to retry or abort a cycle.
AD[31:00]‡	120-124, 126-136,	I/O	12 mA TS	Host address/data bus.
	139-149, 151-155			
C/ <u>BE</u> [3:0]	91-94	Ι	-	Command/byte enable.
RST	62	Ι	-	System reset.
CLK	105	Ι	-	PCI clock.
LOCK	90	Ι	-	Locked access. Asserted by initiator to lock ProMotion-AT3D.
PAR	89	I/O	12 mA	Parity. ProMotion computes and drives parity for all host reads.
FRAME	88	Ι	-	Cycle frame. Asserted by the host for the duration of an access.
IRDY	87	Ι	-	Initiator ready. Asserted by the host when it is ready to transmit or receive data.
TRDY	86	I/O	12 mA TS	Target ready. Asserted by ProMotion when it is ready to transmit or receive data.
DEVSEL	85	0	12 mA	Local device. Asserted by ProMotion when it identifies itself as target of a PCI bus cycle.
INTA	84	0	8 mA	Interrupt request.

Some pins may not be available when certain features are implemented.

Table 5.2 DRAM interface

Signal name	Pin #	I/0	Drive	Description
MD[63:0]‡	156-165,	Ι	4 mA TS	DRAM data.
	168-183,			
	186-187,			
	189-206,			
	1-18			
MA[8, 0, 6:1, 7]	35-39,	0	8 mA TS	DRAM row and column address.
	41-44			
RAS[1:0]	24	0	12 mA TS	Row address strobe.
CAS[7:0]	25-29,	0	12 mA TS	Byte-wise CAS control. Drives per-byte CAS lines. In
	32-34			1MB configurations use only $\overline{CAS}[3:0]$.
‡ Shared function	pins. Refer t	o Table 5.	13, "ProMoti	on-AT3D multi-function pins, PCI bus," on page 54

Some pins may not be available when certain features are implemented.



Table 5.2 DRAM interface

Signal name	Pin #	I/0	Drive	Description
OE[1:0]	20-21	0	12 mA TS	Output enable. $OE[0]$ selects the first 2MB bank of DRAM and $\overline{OE}[1]$ selects the second 2MB bank of DRAM, if any.
WE[1:0]	22-23	0	12 mA TS	Bank-wise WE control. Drives WE. WE[0] selects the first 2MB bank of DRAM and WE[1] selects the second 2MB bank of DRAM, if any.
•	-			on-AT3D multi-function pins, PCI bus," on page 54. es are implemented.

Table 5.3 THP arbitration

Signal name	Pin #	I/0	Drive	Description
3REQ‡	108	I/O	8 mA TS	THP access request.
				AT3D slave: O, request from AT3D to host for THP access.
				AT3D host: I, request from external device to AT3D for THP access.
3GNT	106	I/O	8 mA TS	THP grant.
				AT3D slave: I, host grants AT3D THP access.
				AT3D host: O, AT3D grants external device THP access.
3 CLK	107	0	8 mA TS	THP clock. Synchronizes $\overline{3\text{REQ}}$ and $\overline{3\text{GNT}}$ signals.
SERIAL_IN‡	119	Ι	-	Serial input from THP device.
SWAP‡	118	Ι	-	Buffer swap input from THP device.
The THP data bus	connects to	DMD[31:0)].	
‡ Shared function	pins. Refer	to Table 5	5.13, "ProMot	ion-AT3D multi-function pins, PCI bus," on page 54.

[‡] Shared function pins. Refer to Table 5.13, "ProMotion-AT3D multi-function pins, PCI bus," on page 54 Some pins may not be available when certain features are implemented.

Table 5.4 Monitor/display interface

Signal name	Pin #	I/0	Drive	Description
HSYNC	64	0	12 ma TS	Horizontal sync to monitor and feature connector (programmable).
VSYNC	65	I/O	12 ma TS	Vertical sync to monitor and from/to feature connector (programmable).
R, G, B	51,49, 47	0	-	Red, green, and blue analog outputs to monitor.
LEFT‡	117	0	4 ma TS	Stereo glasses driver (HIGH = display left eye).
SDA	98	I/O	8 ma TS	DDC/I ² C channel to/from monitor.
SCL	99	I/O	8 ma TS	DDC/I ² C clock to monitor.
•	*			ion-AT3D multi-function pins, PCI bus," on page 54. es are implemented.

50

¢



Table 5.5 Feature connector interface: VSVPC mode

Signal name	Pin #	I/0	Drive	Description
EXVID‡	66	Ι	-	External video. Places ProMotion-AT3D P[15:0] lines in high-impedance mode, so external device can drive DAC pixel data bus.
EXPCLK‡	67	Ι	-	External clock. Places ProMotion-AT3D PCLK in high-impedance mode, so external device can drive DAC pixel clock.
EXSYNC‡	68	Ι	-	External sync. Places ProMotion-AT3D HSYNC, VSYNC, and BLANK signals in high-impedance mode, so external devices can drive them.
PCLK‡	70	I/O	4 mA TS	Pixel clock to/from feature connector.
P[15:0]‡	112-119, 73-78, 81-82	I/O	4 mA TS	Pixel data to/from feature connector.
BLANK‡	72	I/O	4 mA TS	Blank signal to/from feature connector.
‡ Shared functio	on pins. Refer t	o Table 5	.13, "ProMot	ion-AT3D multi-function pins, PCI bus," on page 54.

Some pins may not be available when certain features are implemented.

Table 5.6 Feature connector interface: VAFC mode

Signal name	Pin #	I/0	Drive	Description	
DCLK‡	70	0	4 mA TS	Dot clock. Equal to PCLK or PCLK/2 depending on state of VAFC control register.	
GRDY‡	68	0	4 mA TS	Graphics ready. Signals that external pixel has been accepted.	
EGEN‡	67	Ι	-	Enable GENCLK to drive in place of VCLK.	
genclk‡	66	Ι	-	Genlock clock from feature connector.	
P[15:0]	112-119, 73-78, 81-82	I/O	4 mA TS	Pixel data to/from feature connector.	
BLANK‡	72	0	4 mA TS	Blank signal to feature connector.	
EVIDEO	111	Ι	-	External video enable. Inputs P signal and merges into RAMDAC.	

[‡] Shared function pins. Refer to Table 5.13, "ProMotion-AT3D multi-function pins, PCI bus," on page 54. Some pins may not be available when certain features are implemented.

Table 5.7 VMI+ video input port

Signal name	Pin #	I/0	Drive	Description
VREF‡	67	Ι	-	External VSYNC. Generated by external device.
HREF‡	72	Ι	-	External HSYNC. Generated by external device.
XODD	68	I/O	4 mA TS	Odd field. Used for interlaced input.
PIXCLK‡	70	Ι	-	Pixel clock from external device.
+ Charad functio	n nine Defe	to Table I	L 12 "DroMor	tion AT2D multi function ping PCI bus " on page 54

‡ Shared function pins. Refer to Table 5.13, "ProMotion-AT3D multi-function pins, PCI bus," on page 54. Some pins may not be available when certain features are implemented.



Preliminary / Proprietary and Confidential

Table 5.7 VMI+ video input port

Signal name	Pin #	I/0	Drive	Description			
VACTIVE‡	66	Ι	-	Blank signal / active pixel qualifier from external			
				device.			
VID[15:0]‡	112-119	, I	4 mA TS	Video from external device. High byte contains Y			
	73-78,			component and low byte contains U/V components,			
	81-82			with U component transmitted first.			
‡ Shared function pins. Refer to Table 5.13, "ProMotion-AT3D multi-function pins, PCI bus," on page 54.							
Some pins may	v not be availa	ble when	n certain featur	es are implemented.			

Table 5.8 VMI+ host interface

Signal name	Pin #	I/0	Drive	Description
CS[2:1]‡	108, 100	0	4 mA TS	External chip select for 2 separate devices.
XHA[15:0]‡	168–173 156–165	0	12 mA TS	VMI address bus.
XHD[15:0]‡	3-18	I/O	4 mA TS	VMI+ data bus.
RESET	62	Ι	-	System reset.
READY	103	Ι	-	External device ready.
WR	102	0	4 mA TS	External I/O Write. Equivalent to ISA $\overline{\rm IOW}$ signal or non-ISA R/W signal.
RD	101	0	4 mA TS	External I/O Read. Equivalent to ISA IOR signal.
XBUF	104	0	4 mA TS	External buffer enable. Drives external '244 buffers to read data.
The VMI+ host a	address bus coi	nnects	to MA[8:0] and	VMI+ host data bus connects to MD[31:16].
‡ Shared function	n pins. Refer to	o Table	5.13, "ProMoti	on-AT3D multi-function pins, PCI bus," on page 54.

Some pins may not be available when certain features are implemented.

Table 5.9 ROM BIOS interface

Signal name	Pin #	I/0	Drive	Description
ROMEN	63	0	4 mA	External ROM enable.
ROMWR	97	0	4 mA TS	ROM write. Used to write a Flash EPROM. Figure 2.8, "ROM BIOS interface," on page 14, for more information on Flash EPROM.
ROMADD[15:0]‡	156-165, 168-173	I/O	4 mA TS	BIOS ROM address.
ROMDAT[7:0]‡	182-183, 186-187, 189-192	I/O	4 mA TS	BIOS ROM data.

‡ Shared function pins. Refer to Table 5.13, "ProMotion-AT3D multi-function pins, PCI bus," on page 54. Some pins may not be available when certain features are implemented.

Table 5.10General purpose I/O interface

Signal name	Pin #	I/0	Drive	Description			
GPIO[7:0]‡	112-119	I/O	4 mA TS	General-purpose I/O.			
Each GPIO pin inde	pendently	may be inp	ut or an ou	tput, may be driven high, low, or high impedance.			
‡ Shared function p	‡ Shared function pins. Refer to Table 5.13, "ProMotion-AT3D multi-function pins, PCI bus," on page 54.						
Some pins may n	ot be availa	ble when co	ertain featui	res are implemented.			

Table 5.11Analog interface

Signal name	Pin #	I/0	Drive	Description
RSET	55	Ι	-	Full scale adjust. Connect a resistor between this pin and AGND to set full-scale intensity of the DACs.
AVREF	45	-	-	Analog voltage reference.
COMP, COMPRTN	53, 54	Ι	-	Compensation pins. Connect capacitor between these pins.
XTALI	58	Ι	-	XTALamp. Connect a 14.31818 MHz crystal between XTALI and XTALO.
XTALO	60	0	-	XTALamp. Connect a 14.31818 MHz crystal between XTALI and XTALO.
VAA	48,52	-	-	Power to DAC.
AGND	46,50	-	-	Ground to DAC.
VPP	56,57	-	-	Power to PLL.
PGND	59,61	-	-	Ground to PLL.
‡ Shared function I	pin. Refer	to Table 5	.13, "ProM	otion-AT3D multi-function pins, PCI bus," on page 54.

z Shared function pin. Refer to Table 5.13, ProMotion-AI3D multi-function pins, PCI bus, on page 54 Some pins may not be available when certain features are implemented.

Table 5.12Power/ground pins

Signal Name	Pin #	I/0	Drive	Description	
VCC	30,71,8	0, -	-	Power.	
	137,166	,			
	184,207				
GND	19, 31, 4	0, -	-	Ground.	
	69, 79, 8	3,			
	125,138	,			
	150,167	,			
	185,188	,			
	208				

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



Preliminary / Proprietary and Confidential

Table 5.13ProMotion-AT3D multi-function pins, PCI bus

AT3D		Feature o	Feature connector		MI+		Other	
pin number	THP connector	VSVPC	VAFC	input port	host interface	BIOS ROM	General I/O	shared function
1-2	MD[17:16]							MD[17:16]
3-18	MD[15:0]				XHD[15:0]			MD[15:0]
20-21	OE[1:0]							OE[1:0]
22-23	WE[1:0]							WE[1:0]
24	<u>RAS[0]</u>							RAS[0]
25-29	CAS[7:0]							CAS[7:0]
62	HRESET				RESET			RST
64	HSYNC			HSYNC				HSYNC
65	VSYNC			VSYNC				VSYNC
66		EXVID	GENCLK	VACTIVE				
67		EXPCLK	EGEN	VREF				
68		EXSYNC	GRDY					XODD
70		PCLK	DCLK	PIXCLK				
72		BLA	INK	HREF				
73		P[7]	VID[7]				
74		P[6]	VID[6]				
75		P[5]	VID[5]				
76		P[4]	VID[4]				
77		P[3]	VID[3]				
78		P[2]	VID[2]				
81		P[1]	VID[1]				
82		P[0]	VID[0]				
100					<u>CS[1]</u>			
101					RD			
102					WR			
103					READY			
104					XBUF			
108	3 REQ				CS[2]			
109	RAS[1]							RAS[1]
112		P[8]				GPIO[0]	
113		P[9]				GPIO[1]	
114		P[1	10]				GPIO[2]	
115		P[1	1]				GPIO[3]	
116	SRESET	P[1	[2]				GPIO[4]	
117		P[1	13]				GPIO[5]	LEFT

Note: This table does not display single-function AT3D pins. Refer to Table 5.15, "AT3D pin numbers, PCI bus," on page 58 for a complete pin listing.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved

 \oplus



Table 5.13ProMotion-AT3D multi-function pins, PCI bus

					-			
AT3D		Feature	connector	V	MI+			Other
pin number	THP	VSVPC	VAFC	input port	host interface	BIOS ROM	General I/O	shared function
Intiliber	connector	VSVIC	VIIIC	input port	nost miteriace	DIOS NOM	170	Tunction
118	SWAP	P[14]				GPIO[6]	
119	SERIAL_IN	P[15]				GPIO[7]	
156–165 168–173	MD[63:48]				XHA[15:0]	ROMADD [15:0]		MD[63:48]
182–183 186–187 189–192	MD[39:32]					ROMDAT [7:0]		MD[39:32]
193-206	MD[31:18]							MD[31:18]

Note: This table does not display single-function AT3D pins. Refer to Table 5.15, "AT3D pin numbers, PCI bus," on page 58 for a complete pin listing.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



Preliminary / Proprietary and Confidential

Table 5.14ProMotion-AT3D/AT24/6422 pin deltas (PCI bus)

Pin #	AT3D	AT24	6422			
3	MD[15]/XHD[15]	MD[1	MD[15]			
4	MD[14]/XHD[14]	MD[14]				
4	MD[13]/XHD[13]	MD[1	3]			
6	MD[12]/XHD[12]	MD[1	2]			
7	MD[11]/XHD[11]	MD[1	1]			
8	MD[10]/XHD[10]	MD[1	0]			
9	MD[09]/XHD[09]	MD[0	9]			
10	MD[08]/XHD[08]	MD[0	8]			
11	MD[07]/XHD[07]	MD[0	7]			
12	MD[06]/XHD[06]	MD[0	6]			
13	MD[05]/XHD[05]	MD[0	5]			
14	MD[04]/XHD[04]	MD[0	4]			
15	MD[03]/XHD[03]	MD[0	3]			
16	MD[02]/XHD[02]	MD[0	2]			
17	MD[01]/XHD[01]	MD[01]				
18	MD[00]/XHD[00]	MD[00]				
24	RAS[0]	RAS				
66	GENCLK/XBLANK	EXVID				
67	EXVID/GENCLK/VACTIVE	EXPCLK				
68	EXPCLK/EGEN/VREF	EXSYNC				
70	PCLK/DCLK/PIXCLK	PCLK				
72	BLANK/HREF	BLANK				
100	<u>CS</u> [1]	NC				
101	RD	NC				
102	WR	NC				
103	READY	NC				
104	XBUF	NC				
106	3GNT	NC				
107	<u>3CLK</u>	NC				
108	$\overline{3REQ}/\overline{CS}[2]$	NC				
109	RAS[1]	NC				
111	EVI	DEO	NC			
112	P[8]/G	SPIO[0]	NC			
113	P[9]/G	SPIO[1]	NC			
114	P[10]/0	GPIO[5]	NC			
115	P[11]/0	GPIO[3]	NC			
116	P[12]/GPIO[4]/SRESET	P[12]/GPIO[4]	NC			

Refer to Table 5.15 for a complete list of AT3D pins.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved



Table 5.14ProMotion-AT3D/AT24/6422 pin deltas (PCI bus)

I I I I I I I I I I I I I I I I I I I							
AT 3D	AT24	6422					
P[13]/GPIO[5]/LEFT	P[13]	NC					
P[14]/GPIO[6]/SWAP	P[14]	NC					
P[15]/GPIO[7]/SERIAL_IN	P[15]	NC					
MD[63]/ROMADD[15]/XHA[15]	MD[63]/ROMADD[15]	MD[63]					
MD[62]/ROMADD[14]/XHA[14]	MD[62]/ROMADD[14]	MD[62]					
MD[61]/ROMADD[13]/XHA[13]	MD[61]/ROMADD[13]	MD[61]					
MD[60]/ROMADD[12]/XHA[12]	MD[60]/ROMADD[12]	MD[60]					
MD[59]/ROMADD[11]/XHA[11]	MD[59]/ROMADD[11]	MD[59]					
MD[58]/ROMADD[10]/XHA[10]	MD[58]/ROMADD[10]	MD[58]					
MD[57]/ROMADD[09]/XHA[09]	MD[57]/ROMADD[09]	MD[57]					
MD[56]/ROMADD[08]/XHA[06]	MD[56]/ROMADD[08]	MD[56]					
MD[55]/ROMADD[07]/XHA[07]	MD[55]/ROMADD[07]	MD[55]					
MD[54]/ROMADD[06]/XHA[06]	MD[54]/ROMADD[06]	MD[54]					
MD[53]/ROMADD[05]/XHA[05]	MD[53]/ROMADD[05]	MD[53]					
MD[52]/ROMADD[04]/XHA[04]	MD[52]/ROMADD[04]	MD[52]					
MD[51]/ROMADD[03]/XHA[03]	MD[51]/ROMADD[03]	MD[51]					
MD[50]/ROMADD[02]/XHA[02]	MD[50]/ROMADD[02]	MD[50]					
MD[49]/ROMADD[01]/XHA[01]	MD[49]/ROMADD[01]	MD[49]					
MD[48]/ROMADD[00]/XHA[00]	MD[48]/ROMADD[00]	MD[48]					
MD[39]/RO	MD[39]						
MD[38]/RO	MD[39]						
MD[37]/RO	MD[39]						
MD[36]/RO	MD[39]						
	MD[39]						
MD[34]/RO	MD[39]						
MD[33]/RO	MD[39]						
MD[32]/RO	MD[39]						
	P[13]/GPI0[5]/LEFT P[14]/GPI0[6]/SWAP P[15]/GPI0[7]/SERIAL_IN MD[63]/ROMADD[15]/XHA[15] MD[62]/ROMADD[14]/XHA[14] MD[61]/ROMADD[13]/XHA[13] MD[60]/ROMADD[11]/XHA[14] MD[60]/ROMADD[11]/XHA[11] MD[59]/ROMADD[11]/XHA[10] MD[59]/ROMADD[00]/XHA[00] MD[57]/ROMADD[00]/XHA[00] MD[55]/ROMADD[00]/XHA[06] MD[55]/ROMADD[00]/XHA[06] MD[51]/ROMADD[00]/XHA[04] MD[51]/ROMADD[01]/XHA[02] MD[51]/ROMADD[01]/XHA[02] MD[51]/ROMADD[01]/XHA[02] MD[51]/ROMADD[01]/XHA[02] MD[49]/ROMADD[01]/XHA[02] MD[48]/ROMADD[00]/XHA[00] MD[34]/RO MD[34]/RO MD[34]/RO	AT3D AT24 P[13]/GPIO[5]/LEFT P[13] P[14]/GPIO[6]/SWAP P[14] P[15]/GPIO[7]/SERIAL_IN P[15] MD[63]/ROMADD[15]/XHA[15] MD[63]/ROMADD[15] MD[62]/ROMADD[14]/XHA[14] MD[62]/ROMADD[13] MD[61]/ROMADD[13]/XHA[13] MD[61]/ROMADD[13] MD[60]/ROMADD[12]/XHA[12] MD[60]/ROMADD[12] MD[59]/ROMADD[11]/XHA[11] MD[59]/ROMADD[11] MD[59]/ROMADD[10]/XHA[10] MD[59]/ROMADD[10] MD[57]/ROMADD[09]/XHA[09] MD[57]/ROMADD[09] MD[56]/ROMADD[09]/XHA[06] MD[56]/ROMADD[08] MD[55]/ROMADD[07]/XHA[07] MD[55]/ROMADD[08] MD[54]/ROMADD[06]/XHA[06] MD[54]/ROMADD[06] MD[53]/ROMADD[06]/XHA[06] MD[53]/ROMADD[06] MD[52]/ROMADD[06]/XHA[05] MD[53]/ROMADD[06] MD[52]/ROMADD[06]/XHA[06] MD[51]/ROMADD[06] MD[52]/ROMADD[06]/XHA[06] MD[51]/ROMADD[06] MD[51]/ROMADD[03]/XHA[03] MD[51]/ROMADD[03] MD[50]/ROMADD[02]/XHA[02] MD[50]/ROMADD[02] MD[50]/ROMADD[02]/XHA[02] MD[50]/ROMADD[02]					

Refer to Table 5.15 for a complete list of AT3D pins.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



Preliminary / Proprietary and Confidential


Table 5.15AT3D pin numbers, PCI bus

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
l	MD[17]	53	COMP	105	CLK	157	MD[62]/ROMADD[14]/XHA[14]
2	MD[16]	54	COMPRTN	106	3GNT	158	MD[61]/ROMADD[13]/XHA[13]
3	MD[15]/XHD[15]	55	RSET	107	3CLK	159	MD[60]/ROMADD[12]/XHA[12]
4	MD[14]/XHD[14]	56	VPP	108	3REQ/CS[2]	160	MD[59]/ROMADD[11]/XHA[11]
5	MD[13]/XHD[13]	57	VPP	109	RAS[1]	161	MD[58]/ROMADD[10]/XHA[10]
6	MD[12]/XHD[12]	58	XTALI	110	NC	162	MD[57]/ROMADD[09]/XHA[09]
7	MD[11]]/XHD[11]	59	PGND	111	EVIDEO	163	MD[56]/ROMADD[08]/XHA[08]
8	MD[10]/XHD[10]	60	XTALO	112	P[8]/GPIO[0]	164	MD[55]/ROMADD[07]/XHA[07]
9	MD[09]/XHD[09]	61	PGND	113	P[9]/GPIO[1]	165	MD[54]/ROMADD[06]/XHA[06]
10	MD[08]/XHD[08]	62	RESET/RST	114	P[10]/GPIO[2]	166	VCC
11	MD[07]/XHD[07]	63	ROMEN	115	P[11]/GPIO[3]	167	GND
12	MD[06]/XHD[06]	64	HSYNC	116	P[12]/GPIO[4]/SRESET	168	MD[53]/ROMADD[05]/XHA[05]
13	MD[05]/XHD[05]	65	VSYNC	117	P[13]/GPIO[5]/LEFT	169	MD[52]/ROMADD[04]/XHA[04]
14	MD[04]/XHD[04]	66	EVIDEO/GENCLK/VACTIVE	118	P[14]/GPIO[6]/SWAP	170	MD[51]/ROMADD[03]/XHA[03]
15	MD[03]/XHD[03]	67	EDCLK/EGEN/VREF	119	P[15]/GPIO[7]/SERIAL_IN	171	MD[50]/ROMADD[02]/XHA[02]
16	MD[02]/XHD[02]	68	ESYNC/GRDY/XODD	120	AD[31]	172	MD[49]/ROMADD[01]/XHA[01]
17	MD[01]/XHD[01]	69	GND	121	AD[30]	173	MD[48]/ROMADD[00]/XHA[00]
18	MD[00]/XHD[00]	70	PCLK/DCLK/PIXCLK	122	AD[29]	174	MD[47]
19	GND	71	VCC	123	AD[28]	175	MD[46]
20	OE[1]	72	BLANK/HREF	124	AD[27]	176	MD[45]
21	OE[0]	73	P[7]/VID[7]	125	GND	177	MD[44]
22	WE[1]	74	P[6]/VID[6]	126	AD[26]	178	MD[43]
23	WE[0]	75	P[5]/VID[5]	127	AD[25]	179	MD[42]
24	RAS[0]	76	P[4]/VID[4]	128	AD[24]	180	MD[41]
25	CAS[7]	77	P[3]/VID[3]	129	AD[23]	181	MD[40]
26	CAS[6]	78	P[2]/VID[2]	130	AD[22]	182	MD[39]
27	CAS[5]	79	GND	131	AD[21]	183	MD[38]
28	CAS[4]	80	VCC	132	AD[20]	184	VCC
29	CAS[3]	81	P[1]/VID[1]	133	AD[19]	185	GND
30	VCC	82	P[0]/VID[0]	134	AD[18]	186	MD[37]
31	GND	83	GND	135	AD[17]	187	MD[36]
32	CAS[2]	84	INTA	136	AD[16]	188	GND
33	CAS[1]	85	DEVSEL	137	VCC	189	MD[35]
34	CAS[0]	86	TRDY	138	GND	190	MD[34]
35	MA[8]	87	IRDY	139	AD[15]	191	MD[33]
36	MA[0]	88	FRAME	140	AD[14]	192	MD[32]
37	MA[6]	89	PAR	141	AD[13]	193	MD[31]
38	MA[5]	90	LOCK	142	AD[12]	194	MD[30]
39	MA[4]	91	C/BE[3]	143	AD[11]	195	MD[29]
40	GND	92	C/BE[2]	144	AD[10]	196	MD[28]
41	MA[3]	93	C/BE[1]	145	AD[09]	197	MD[27]
42	MA[2]	94	C/BE[0]	146	AD[08]	198	MD[26]
43	MA[1]	95	IDSEL	147	AD[07]	199	MD[25]
44	MA[7]	96	STOP	148	AD[06]	200	MD[24]
45	REFV	97	ROMWR	149	AD[05]	201	MD[23]
46	AGND	98	SDA	150	GND	202	MD[22]
47	Blue	99	SCL	151	AD[04]	203	MD[21]
48	VAA	100	CS[1]	152	AD[03]	204	MD[20]
49	Green	101	RD	153	AD[02]	205	MD[19]
50	AGND	102	WR	154	AD[01]	206	MD[18]
51	Red	103	READY	155	AD[00]	207	VCC
52	VAA	104	XBUF	156	MD[63]/ROMADD[00]/XHA[00]	208	GND

¢

 \oplus

58



Document ID 11-50002 Rev. **-06. Printed 6/25/97.

 \oplus

59

Copyright ©1997 Alliance Semiconductor; All rights reserved

Preliminary / Proprietary and Confidential

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



6. Configuration straps

At release of power-on RESET ProMotion-AT3D configuration bits are latched from MD lines. These I/O pins are internally pulled to a weak HIGH state. To override default configuration add a weak pulldown resistor (5.1K Ω recommended).

Table 6.1 ProMotion-AT3D configuration straps

Signal name	MD	Description	Offset [bit]	r/w ¹
MAPOUT	APOUT 31 Pull down to map out ROM for motherboard applications.		0C2[3], 3C5.30[7] (inverted)	r/w
INTLV	30	Pull down for interleaved memory in 4 MB configurations (non EDO). This strap normally overridden by BIOS.	0C4[0]	r/w
MULTWE	29	Default multiple-CAS array. Do not pull down.	0C4[4]	r/w
PCI	27	PCI configuration. This strap must be pulled down.	0CA[0]	r
LDEVTS	25	Pull down for wired-OR LDEV. This strap must be pulled down.	0CA[2]	r
ALTPCI	24	Pull down for alternate PCI device ID.	1C0[2]	r/w
FASTRAS	22	Pull down for extended RAS (fast RAS disable). Default is fast RAS enabled. $^{\rm 2}$	0C4[1]	r/w
BYPASS	21	Pull down to bypass on-chip clock generators.	0EC[1:0]	r/w
MCLK	20:18	MCLK speed select. Status of this field is available to software.	0EB[2:0]	r/w
VAFC	15	Pull down for VAFC feature connector.	0CC[0]	r/w
16FC	14	Pull down for 16-bit feature connector.	0CE[4]	r/w
MEMTYPE	13	Pull down for non-EDO DRAM. This strap normally overridden by BIOS.	0C4[9]	r/w
SCPM	12	Pull down for single-cycle page mode for EDO DRAM. This strap normally overridden by BIOS.	0C4[10]	r/w
INTPIN	11	Pull down to set PCI interrupt pin configuration register to read back value of 1. Default reads value of 0.	1BD[0]	r
PCI33	10	Pull down for PCI = 66 MHz.	0CA[3]	r
UMA	9	Pull down for UMA / PUMA.	110[1]	r/w
SFB	8	Pull down for shared frame buffer / PUMA.	110[0]	r/w
FCDIS	7	Pull down for feature connector disable/TV input enable.	0CC[2]	r/w
INPUTS[6:0]	6:0	OEM configurable inputs.	3C5.20[6:0]	r/w

¹ W in this column indicates strap may be overridden by BIOS software.

² Alliance recommends extended RAS for MCLK rates >50 MHz. Fast RAS is recommended for MCLK rates =<50 MHz, with DRAM access 70 ns or faster. Refer to "Page mode DRAM: read/write," on page 72.



Preliminary / Proprietary and Confidential

Table 6.2 Reserved AT3D configuration straps

Signal name	MD	Description	Offset [bit]	r/w ¹	
-	28	Reserved.	0C6[2]	-	
-	26	Reserved.	0CA[1]]	-	
-	17:16	Reserved.	0C4[8:7]	r/w	

¹ W in this column indicates strap may be overridden by BIOS software.

Table 6.3 ProMotion family configuration strap deltas

riowotion family configuration strap deltas									
MD	AT3D+AGP	AT3D	AT24	6422	6410	3210			
MD31		MAPOUT							
MD30	Reserved		INTLV						
MD29	Reserved			MULTWE					
MD28		Reso	erved		DUAL	PCLK			
MD27	Reserved			VL/PCI					
MD26		Rese	erved		DAG	216			
MD25	Reserved		_	LDEVTS					
MD24	ALT	PCI	PCI SEL3C3						
MD23	Reserved		DUALRAS						
MD22	FASTRAS								
MD21	BYPASS Reserved					rved			
MD20:18	Reserved		MCLK		Reserved				
MD17	Rese	rved	BH	Reserved					
MD16		MEM64			Reserved				
MD15		VA	FC	Reserved					
MD14	Reserved	16FC			Reserved				
MD13		MEMTYPE		Reserved					
MD12		SCPM		Reserved					
MD11	INTPIN				Reserved				
MD10		PCI33		Reserved					
MD9	UN		Reserved						
MD8	SF		Reserved						
MD7	FCDIS/IN	FCDIS/INPUT[7] INPUT[7] Reserved							
MD6:0		INPUT[6:0]		Reserved					

62

Preliminary / Proprietary and Confidential

7. Electrical characteristics

Table 7.1 Absolute maximum ratings

Symbol	Parameter	Rating	Unit
T _{stg}	Storage temperature	-65 to 150	° C
V _{IN}	Voltage on any pin	-0.5 to +6.5	Volts
P _D	Operating power dissipation	1.5	Watts
Va	Power supply voltage	7.0	Volts
I _{OUT}	DC output current (per pin)	20	mA
-	Injection current (latch up testing)	100	mA

NOTE: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 7.2 Recommended operating conditions

		Test			
Symbol	Parameter	conditions	Min	Max	Unit
T _a	Ambient temperature	Normal operation	0	70	° C
V _{CC}	Power supply voltage	Normal operation	4.75	5.25	Volts
V _{IL}	Input low voltage		0	0.8	Volts
V _{IH}	Input high voltage		2.0	V _{CC} +0.5	Volts
V _{OL}	Output low voltage	$I_{OL} = 4 \text{ mA}$	-	0.4	Volts
V _{OH}	Output high voltage	$I_{OH} = 400 \ \mu A$	2.4	-	Volts
I _{CC}	Supply current	$V_{CC} = MAX$	-	300	mA
I _{IH}	Input high current	$V_{IL} = V_{CC}$	-	10	μΑ
I _{IL}	Input low current	$V_{CC} = 5.25 V_{r}$	-10	-	μΑ
		$V_{IL} = -0.5 V$			
I _{OL}	Input leakage	$0 < V_{IN} < V_{CC}$	-10	10	μΑ
C _{IN}	Input capacitance		-	10	pF
C _{OUT}	Output capacitance		-	10	pF

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Preliminary / Proprietary and Confidential




8. AC timing

8.1 Clock and reset timing

Waveform 8.1.1. Clock and reset timing

a 1 1	C			
Symbol	Parameter	Min	Max	Unit
t ₁	LCLK period	20	-	ns
t ₂	LCLK high period	8	-	ns
t ₃	LCLK low period	8	-	ns
t ₄	MCLK period	18	-	ns
t ₅	MCLK high period	7	-	ns
t ₆	MCLK low period	7	-	ns
t ₇	VCLK period	9	-	ns
t ₈	VCLK high period	4	-	ns
t ₉	VCLK low period	4	-	ns
t ₁₀	RESET pulse width	400	-	ns
t ₁₁	MD strap setup to RESET inactive	10	-	ns
t ₁₂	MD strap hold from RESET inactive	5	-	ns



 \oplus




Preliminary / Proprietary and Confidential

8.2 Host interface timing

Waveform 8.2.1. PCI timing: FRAME, DEVSEL, AD[31:0], C/BE[3:0]

				- 1		
		66 MHz	66MHz	33 MHz	33 MHz	
Symbol	Parameter	Min	Max	Min	Max	Unit
t ₁	FRAME setup to CLK	3	-	7	-	ns
t ₂	AD[31:0] (address) setup to CLK	3	-	7	-	ns
t ₃	AD[31:0] (address) hold from CLK	0	-	0	-	ns
t ₄	AD[31:0] (data) setup to CLK	3	-	7	-	ns
t ₅	AD[31:0] (data) hold from CLK	0	-	0	-	ns
t ₆	AD[31:0] C/BE[3:0] HI-Z from CLK	0	14	0	28	ns
t ₇	C/BE[3:0] (bus CMD) setup to CLK	3	-	7	-	ns
t ₈	C/BE[3:0] (bus CMD) hold from CLK	0	-	0	-	ns
t _{8a}	C/BE[3:0] (byte enable) setup to CLK	3	-	7	-	ns
t ₉	DEVSEL delay from CLK	-	6	-	11	ns
t ₁₀	DEVSEL high before HI-Z	1 CLK	-	1 CLK	-	ns




66




Waveform 8.2.2. PCI timing: TRDY, IRDY, read data

Symbol	Parameter	Min	Max	Unit
t ₁	Read data setup to TRDY active	7	-	ns
t ₂	Read data hold from TRDY inactive	0	-	ns
t ₃	IRDY setup to CLK	7	-	ns
t ₄	IRDY hold from CLK	0	-	ns
t ₅	TRDY active delay from CLK	-	15	ns
t ₆	TRDY inactive delay from CLK	-	15	ns
t ₇	TRDY high before HI-Z	1 CLK	-	ns



Waveform 8.2.3. PCI timing: **IDSEL**

Symbol	Parameter	Min	Max	Unit
t ₁	IDSEL setup to CLK	-	15	ns
t ₂	IDSEL hold from CLK	-	15	ns




 \mathbf{k}

ProMotion-AT3D Tech Manual

Preliminary / Proprietary and Confidential

Waveform 8.2.4. PCI timing: PAR


Symbol	Parameter	Min	Max	Unit
t ₁	PAR setup to CLK as input	7	-	ns
t ₂	PAR hold from CLK as input	0	-	ns
t ₃	PAR delay from CLK as output	7	-	ns
t ₄	PAR hold from CLK as output	0	-	ns



Document ID 11-50002 Rev. **-06. Printed 6/25/97.


¢

Preliminary / Proprietary and Confidential




Waveform 8.2.5. PCI timing: STOP

Symbol	Parameter	Min	Max	Unit
t ₁	STOP active delay from CLK	2	10	ns
t ₂	STOP inactive delay from CLK	2	10	ns
t ₃	STOP HIGH before HI-Z	17	33	ns



Waveform 8.2.6. PCI timing: LOCK

Symbol	Parameter	Min	Max	Unit
t ₁	LOCK input setup time to CLK	7	-	ns
t ₂	LOCK hold time from CLK	0	-	ns






Preliminary / Proprietary and Confidential

Waveform 8.2.7. BIOS ROM/Flash: write timing

Symbol	Parameter	Min	Max	Unit
t ₁	Address to ROMEN setup	1.5 CLK	-	ns
t ₂	ROMEN pulse width	4†	-	ns
t ₃	ROMWR pulse width	4†	-	ns
t ₄	Data setup time to ROMWR high	t ₃ -0.5 CLH	<u> </u>	ns
t ₅	Data setup hold time from ROMWR high	-	2 CLK	ns


[↑] Only when EPROM_WAIT = 0. If EPROM_WAIT ≥1 this value = [5+(EPROM_WAIT-1)×2]. Since default for EPROM_WAIT = 8, the default number of clocks is [5+(8-1)×2], or 19 MCLK.



Waveform 8.2.8. BIOS ROM/Flash: read timing

Symbol	Parameter	Min	Max Unit
t ₁	Address to ROMEN setup	1.5	ns
t ₂	ROMEN pulse width	4†	ns

^T Only when EPROM_WAIT = 0. If EPROM_WAIT ≥1 this value = [5+(EPROM_WAIT-1)×2]. Since default for EPROM_WAIT = 8, the default number of clocks is [5+(8-1)×2], or 19 MCLK.



Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Preliminary / Proprietary and Confidential ProMotion-AT3D Tech Manual

8.3 Display memory timing

Waveform 8.3.1. Display memory timing: CAS-before-RAS refresh

	Std.				
Symbol	Symbol	Parameter	Min	Max	Unit
t ₁	t _{CPN}	CAS precharge time	1 MCLK	-	ns
t ₂	t _{RPC}	$\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low precharge time	1 MCLK	-	ns
t ₃	t _{CSR}	CAS before RAS setup time	1.5 MCLK	-	ns
t ₄	t _{CHR}	CAS before RAS hold time	3.5 MCLK	-	ns
				- t ₄ →	
	-	t ₁			

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



Waveform 8.3.2. Page mode DRAM: read/write

	Std.				
Symbol	Symbol	Parameter	Min	Max	Unit
t ₁	t _{ASR}	MA setup to \overline{RAS} active (fast \overline{RAS})	1.5 MCLK	-	ns
		MA setup to RAS active (ext. RAS)	2 MCLK	-	ns
t ₂	t _{ASC}	MA setup to CAS active	1 MCLK	-	ns
t ₃	t _{RCD}	RAS to CAS delay (fast RAS)	2.5 MCLK	-	ns
		RAS to CAS delay (ext. RAS)	3 MCLK	-	ns
t ₄	t _{RAH}	Row address hold from RAS active (fast RAS)	1.5 MCLK	-	ns
		Row address hold from \overline{RAS} active (ext. \overline{RAS})	2 MCLK	-	ns
t ₅	t _{CAH}	Column address hold from $\overline{\text{CAS}}$ active	1 MCLK	-	ns
t ₆	-	$\overline{\text{WE}}$ inactive to $\overline{\text{OE}}$ active	1 MCLK	-	ns
t ₇	t _{RAC}	Data valid from RAS (fast RAS)	-	3.5 MCLK	ns
		Data valid from \overline{RAS} (ext. \overline{RAS})	-	4 MCLK	ns
t ₈	t _{CAC}	Data valid from \overline{CAS} active	-	1 MCLK	ns
t ₉	t _{AA}	Data valid from column address valid	-	2 MCLK	ns
t ₁₀	t _{RP}	\overline{RAS} precharge (fast \overline{RAS})	2.5 MCLK	-	ns
		RAS precharge (ext. RAS)	3 MCLK	-	ns
t ₁₁	t _{RC}	Random cycle (fast RAS)	6 MCLK	-	ns
		Random cycle (ext. RAS)	7 MCLK	-	ns
t ₁₂	t _{RCH}	Read command hold from $\overline{\text{CAS}}$ high	1 MCLK	-	ns
t ₁₃	t _{CP}	CAS precharge	1 MCLK	-	ns
t ₁₄	t _{CWL}	$\overline{\text{WE}}$ active setup to $\overline{\text{CAS}}$ active	0 MCLK	-	ns
t ₁₅	t _{WCH}	$\overline{\text{WE}}$ active hold from CAS active	1 MCLK	-	ns
t ₁₆	t _{WP}	WE active pulse width	1 MCLK	-	ns
t ₁₇	t _{DS}	Write data setup to \overline{CAS} active	0.5 MCLK	-	ns
t ₁₈	t _{DH}	Write data hold from \overline{CAS} active	0.5 MCLK	-	ns
t ₁₉	t _{RAS}	\overline{RAS} pulse width low (fast \overline{RAS})	3.5 MCLK	-	ns
		\overline{RAS} pulse width low (ext. \overline{RAS})	4 MCLK	-	ns
t ₂₀	t _{CAS}	CAS pulse width low	1 MCLK	-	ns
t ₂₁	t _{PC}	Page mode cycle time	2 MCLK	-	ns

Preliminary / Proprietary and Confidential ProMotion-AT 3D Tech Manual



t₁ t₁₁ t₁₉ t₁₀ RAS t21 t₂ t₁₄ t₁₇ t, t₁₂ t15 t₅ t13 CAS MA[8:0] t₆ t₁₆ WE OE MD[31:0] HI-Z HI-Z

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

 (\square)



Preliminary / Proprietary and Confidential

Waveform 8.3.3. Single cycle EDO DRAM: read/write


	Std.				
Symbol	Symbol	Parameter	Min	Max	Unit
t ₁	t _{ASR}	MA setup to RAS active (fast RAS)	0.5 MCLK	-	ns
		MA setup to \overline{RAS} active (ext. \overline{RAS})	1 MCLK	-	ns
t ₂	t _{ASC}	MA setup to CAS active	1 MCLK	-	ns
t ₃ t _{RCD}		\overline{RAS} to \overline{CAS} delay (fast \overline{RAS})	2 MCLK	-	ns
		RAS to CAS delay (ext. RAS)	2.5 MCLK	-	ns
t ₄	t _{RAH}	Row address hold from RAS active (fast RAS)	1 MCLK	-	ns
		Row address hold from \overline{RAS} active (ext. \overline{RAS})	1.5 MCLK	-	ns
t ₅	t _{CAH}	Column address hold from $\overline{\text{CAS}}$ active	0.5 MCLK	-	ns
t ₆	-	$\overline{\text{WE}}$ inactive to $\overline{\text{OE}}$ active	2.5 MCLK	-	ns
t ₇	t _{RAC}	Data valid from \overline{RAS} (fast \overline{RAS})	-	3 MCLK	ns
		Data valid from \overline{RAS} (ext. \overline{RAS})	-	3.5 MCLK	ns
t ₈	t _{CAC}	Data valid from \overline{CAS} active	-	1 MCLK	ns
t9	t _{AA}	Data valid from column address valid (fast RAS)	-	1.5 MCLK	ns
		Data valid from column address valid (ext. RAS)	-	2.0 MCLK	ns
t ₁₀	t _{RP}	RAS precharge (fast RAS)	3 MCLK	-	ns
		RAS precharge (ext. RAS)	2.5 MCLK	-	ns
t ₁₁	t _{RC}	Random cycle (fast RAS)	6 MCLK	-	ns
		Random cycle (ext. RAS)	6 MCLK	-	ns
t ₁₂	t _{RCH}	Read command hold from CAS high	1 MCLK	-	ns
t ₁₃	t _{CP}	CAS precharge	0.5 MCLK	-	ns
t ₁₄	t _{CWL}	$\overline{\text{WE}}$ active setup to $\overline{\text{CAS}}$ active	0 MCLK	-	ns
t ₁₅	t _{WCH}	WE active hold from CAS active	1 MCLK	-	ns
t ₁₆	t _{WP}	WE active pulse width	1 MCLK	-	ns
t ₁₇	t _{DS}	Write data setup to \overline{CAS} active	0.5 MCLK	-	ns
t ₁₈	t _{DH}	Write data hold from \overline{CAS} active	0.5 MCLK	-	ns
t ₁₉	t _{RAS}	\overline{RAS} pulse width low (fast \overline{RAS}) read	4 MCLK	-	ns
		\overline{RAS} pulse width low (ext. \overline{RAS}) read	4.5 MCLK	-	ns
		\overline{RAS} pulse width low (fast \overline{RAS}) write	3 MCLK	-	ns
		\overline{RAS} pulse width low (ext. \overline{RAS}) write	3.5 MCLK	-	ns
t ₂₀	t _{CAS}	CAS pulse width low	0.5 MCLK	-	ns
t ₂₁	t _{PC}	Page mode cycle time	1 MCLK	-	ns
t ₂₂	t _{OES}	OE low to CAS high setup	0.5 MCLK	-	ns
t ₂₃	t _{OEP}	OE pulse width high	1 MCLK	-	ns


74

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved










Waveform 8.3.4. Interleaved DRAM: read

	Std.				
Symbol	Symbol	Parameter	Min	Max	Unit
t ₁	t _{ASR}	MA setup to RAS active (fast RAS)	1.5 MCLK	-	ns
		MA setup to RAS active (ext. RAS)	2 MCLK	-	ns
t ₂	t _{ASC}	MA setup to CAS active	1 MCLK	-	ns
t ₃	t _{RCD}	RAS to CAS delay (fast RAS)	2.5 MCLK	-	ns
		RAS to CAS delay (ext. RAS)	3 MCLK	-	ns
t ₄	t _{RAH}	Row address hold from RAS active (fast RAS)	1.5 MCLK	-	ns
		Row address hold from RAS active (ext. RAS)	2 MCLK	-	ns
t ₅	t _{CAH}	Column address hold from $\overline{\text{CAS}}$ active	2 MCLK	-	ns
t ₇	t _{RAC}	Access time from \overline{RAS} (fast \overline{RAS})	-	3.5 MCLK	ns
		Access time from \overline{RAS} (ext. \overline{RAS})	-	4 MCLK	ns
t ₈	t _{CAC}	Access time from \overline{CAS} active	-	1 MCLK	ns
t ₉	t _{AA}	Access time from column address valid	-	2 MCLK	ns
t ₁₃	t _{CP}	CAS precharge	1 MCLK	-	ns
t ₁₉	t _{RAS}	\overline{RAS} pulse width low (fast \overline{RAS})	4.5 MCLK	-	ns
		\overline{RAS} pulse width low (ext. \overline{RAS})	5 MCLK	-	ns
t ₂₀	t _{CAS}	CAS pulse width low	2 MCLK	-	ns
t ₂₁	t _{PC}	Page mode cycle time	3 MCLK	-	ns

Document ID 11-50002 Rev. **-06. Printed 6/25/97.






Waveform 8.3.5. Interleaved DRAM: write

	Std.				
Symbol	Symbol	Parameter	Min	Max	Unit
t ₁	t _{ASR}	MA setup to RAS active (fast RAS)	1.5 MCLK	-	ns
		MA setup to RAS active (ext. RAS)	2 MCLK	-	ns
t ₂	t _{ASC}	MA setup to CAS active	1 MCLK	-	ns
t ₃	t _{RCD}	RAS to CAS delay (fast RAS)	2.5 MCLK	-	ns
		RAS to CAS delay (ext. RAS)	3 MCLK	-	ns
t ₄	t _{RAH}	Row address hold from RAS active (fast RAS)	1.5 MCLK	-	ns
		Row address hold from RAS active (ext. RAS)	2 MCLK	-	ns
t ₅	t _{CAH}	Column address hold from $\overline{\text{CAS}}$ active	2 MCLK	-	ns
t ₇	t _{RAC}	Access time from \overline{RAS} (fast \overline{RAS})	-	3.5 MCLK	ns
		Access time from \overline{RAS} (ext. \overline{RAS})	-	4 MCLK	ns
t ₈	t _{CAC}	Access time from \overline{CAS} active	-	1 MCLK	ns
t ₉	t _{AA}	Access time from column address valid	-	2 MCLK	ns
t ₁₂	t _{RCH}	Read command hold from CAS high	1 MCLK	-	ns
t ₁₃	t _{CP}	CAS precharge	1 MCLK	-	ns
t ₁₄	t _{CWL}	$\overline{\text{WE}}$ active setup to $\overline{\text{CAS}}$ active	0 MCLK	-	ns
t ₁₅	t _{WCH}	$\overline{\text{WE}}$ active hold from CAS active	1 MCLK	-	ns
t ₁₆	t _{WP}	WE active pulse width	1 MCLK	-	ns
t ₁₇	t _{DS}	Write data setup to $\overline{\text{WE}}$ active	0.5 MCLK	-	ns
t ₁₈	t _{DH}	Write data hold from $\overline{\text{WE}}$ active	0.5 MCLK	-	ns
t ₁₉	t _{RAS}	\overline{RAS} pulse width low (fast \overline{RAS})	4.5 MCLK	-	ns
		\overline{RAS} pulse width low (ext. \overline{RAS})	5 MCLK	-	ns
t ₂₀	t _{CAS}	CAS pulse width low	2 MCLK	-	ns
t ₂₁	t _{PC}	Page mode cycle time	3 MCLK	-	ns

 \oplus



Document ID 11-50002 Rev. **-06. Printed 6/25/97.

79




Preliminary / Proprietary and Confidential

8.4 Feature connector timing

Waveform 8.4.1. Feature connector timing: single edge clocking mode

Symbol	Parameter	Min	Max	Unit
t ₁	P[15:0], BLANK, HSYNC, VSYNC setup time	4	-	ns
t ₂	P[15:0], BLANK, HSYNC, VSYNC hold time	4	-	ns
t ₃	PCLK period	12	-	ns
t ₄	PCLK high time	5	-	ns
t ₅	PCLK low time	5	-	ns



Document ID 11-50002 Rev. **-06. Printed 6/25/97.




 \oplus

Œ

Waveform 8.4.2. Feature connector timing: double edge clocking mode

Symbol	Parameter	Min	Max	Unit
t ₁	BLANK, HSYNC, VSYNC setup time	4	-	ns
t ₂	BLANK, HSYNC, VSYNC hold time	4	-	ns
t ₃	P[15:0] setup time	10	-	ns
t ₄	P[15:0] hold time	10	-	ns
t ₅	PCLK period	24	-	ns





Preliminary / Proprietary and Confidential

8.5 VMI+ and THP timing

Refer to Alliance publication "VMI+ Implementation Notes" for VMI+ timing waveforms and additional information. Refer to Alliance publication "THP Implementation Notes" for details on THP timing.

8.6 Test conditions


Pin name	Capacitive load	Unit
BLANK, HSYNC, VSYNC, PCLK	30	pF
P[15:0]	40	pF
MA[8:0]	60	pF
CAS[7:0]	20	pF
RAS[1:0]	80	pF
WE, OE	40	pF
MD[63:00]	30	pF
DAT[31:00], IRQ, M/\overline{IO} , W/\overline{R}	75	pF
ROMEN	40	pF

¢



9. Physical dimensions

Figure 9.1. 208-pin plastic quad flat pack (PQFP)



	2.6	mm	3.2	mm
	Min	Max	Min	Max
A1	0.05	0.50	0.05	0.50
A2	3.17	3.47	3.15	3.47
b	0.10	0.30	0.10	0.30
с	0.10	0.20	0.10	0.23
D	27.87	28.10	27.87	28.10
Е	27.87	28.10	27.87	28.10
е	0.	50	0.	50
Hd	30.35	30.85	30.95	31.45
He	30.35	30.85	30.95	31.45
L	0.40	0.75	0.65	0.95
L1	1.	30	1.	60
α	0°	7°	0°	7°
Y	-	0.15	-	0.15

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

83

Preliminary / Proprietary and Confidential

Preliminary / Proprietary and Confidential



ProMotion-AT 3D Tech Manual

10. AT3D NAND tree

The first input pin in the NAND tree chain is MA[7], pin 44, with subsequent NAND tree inputs following clockwise around the controller, omitting all VCC and GND pins, RST pin [62], and analog pins [45–61].

NAND tree output is pin [63], but only while pin [62] is LOW.




Figure 10a. AT3D NAND tree reference diagram, PCI bus

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved

ProMotion-AT3D Tech Manual



10.2 ProMotion-AT3D NAND tree diagram




Table 10.2 NAND tree truth table

MA[0]	MA[1]	 EXVID	VSYNC	HSYNC	ROMEN
0	0	 0	0	1	0
0	0	 0	0	0	1
0	0	 0	0	1	0
0	0	 0	1	1	1
0	0	 0	0	1	0
0	0	 0	1	1	1
0	0	 1	1	1	0
0	0	 1	1	1	1
0	0	 1	1	1	0
0	1	 1	1	1	1
0	0	 1	1	1	0
0	1	 1	1	1	1
1	1	 1	1	1	0
0	1	 1	1	1	1
1	1	 1	1	1	0

11. Graphics programming notes

11.1 ProMotion registers

The ProMotion-aT3D includes I/O mapped and memory mapped registers. Many I/O registers are mapped as index/data pairs: a write to the index sets the pointer which selects the register accessed at the data port. All I/O mapped registers are accessible unless locked. Registers are always unlocked except for 3D5.11[7] "Vertical retrace end," described on page 153, and extended 0C8–0C9, "VGA override," described on page 226.

ProMotion extended registers are memory mapped for fast access. Each register has a unique address; there are no index/data pairs. Memory mapped registers are accessible when unlocked by 3C5.10, "Unlock extended registers," described on page 167. All memory space addresses are expressed as offsets from the ProMotion register base address, which is selected in I/O space using 3C5.1A, "Flat model base address," described on page 168, and 3C5.1B, "Remap control," described on page 168.

Most register writes pass through the ProMotion command FIFO. Therefore, operators which change chip state do not execute until pending graphics commands are complete. Registers which do not pass through the command FIFO are noted in their descriptions. Most register reads execute only after the command FIFO is fully drained. Exceptions are noted in the register descriptions.

11.2 **Reserved bits**

To prevent unexpected operation, all reserved register bits should be written with 0s and masked off if read back. Future compatability is jeopardized if this procedure is not followed.

11.3 Clipping

Clipping may apply to any drawing engine operation specified by M040–043h, "Drawing engine control," on page 188. There are five ProMotion clipping registers.

- M030h, "Clipping control," described on page 186.
- M038h, "Clipping boundary left," described on page 187.
- M03Ah, "Clipping boundary top," described on page 187.
- M03Ch, "Clipping boundary right," described on page 187.
- M03Eh, "Clipping boundary bottom," described on page 188.

To enable clipping, load the four clipping boundary registers with pixel coordinates and set the clipping enable bit M030[0]. Clipping has pixel granularity. The single-pixel wide outline defined by the four coordinates is considered inside the rectangle.



Preliminary / Proprietary and Confidential

11.4 Drawing engine control

11.4.1. Drawing engine command

Eight operations are performed by the drawing engine: NOP; screen-to-screen BLT; rectangle; strip draw; host BLT write; host BLT read; vector, draw endpoint; vector, don't draw endpoint. The first four operations require little explanation and are summarized below. Host BLT read/ writes and vector line draws are each described in detail in following sections.

- NOP loads command register bit fields only and does not start any operation.
- Screen-to-screen BLT copies pixels from one region of display memory to another. BLT directions may be set horizontally and vertically. Source and destination transparency, byte masking and raster operations are available. The source may be monochrome, in which case source data must be aligned to a 4-byte boundary. All source and destination regions using linear rather than X/Y addressing must be contiguous.
- Rectangle fills the destination region with the foreground color or pattern. This operation has no source region. Destination transparency, byte masking, and raster operations are available.
- Strip draw is similar to Rectangle, but with a height of one pixel.

11.4.1.1 Host BLT read/write

Host BLT read and write functions accelerate non-aligned block transfers between the host and display memory. The ProMotion graphics engine efficiently shifts any source alignment to the specified destination alignment, offloading this operation from the host processor.



For aligned transfers, simple linear memory writes and reads are usually faster than host BLT operations.

Host BLT write is similar to screen-to-screen BLT except that the source region is not in display memory. After this operation is started, the source region is passed to destination from the host BLT write queue as it is written by the host. The host BLT write port is a contiguous memory mapped region in the host address space, determined by 3C5.1B, "Remap control," on page 168. Any data written to this region is written into a single queue from which the source pixels are read, regardless of what address within the region is used for the write.

Access to the host BLT write port must be in 32-bit doublewords only. The source region may have any alignment. The low-order bits of the source location register point to the pixel within the first dword corresponding to the first pixel of the destination, which also may have any alignment. The host must write exactly the correct number of dwords to the host BLT write port. It must write all source dwords of which at least one pixel fall within the destination region. Host BLT write access must be left-to-right, top-to-bottom.

Monochrome-to-color expansion on host BLT write is supported during host BLT writes only in ProMotion-aT3D revision D and later. All other logical operations are available during host BLT write.

V

Device drivers MUST poll 1FC and wait until bit [8] is high before writing to the host BLT port. Writing to the host BLT port while 1FC[8] is low may cause unexpected results. Refer to "Extended/DAC status," on page 178, for a description of 1FC[8].

Copyright ©1997 Alliance Semiconductor; All rights reserved

Preliminary / Proprietary and Confidential



ProMotion-AT3D Tech Manual

Host BLT read is a screen-to-memory host BLT, similar to screen-to-screen BLT except that the destination region is not in display memory. After this operation is started, the source region is read from display memory and placed in a queue to be read by the host. The host BLT read port is a contiguous memory mapped region in the host address space, determined by 3C5.1B, "Remap control," on page 168. Any address read within this region returns the next pixel from the queue supplied by the host BLT read engine.




The host BLT read port and write port use the same addresses, but they have separate functions and should not be thought of as a storage area.

Access to the host BLT read port must be in doublewords only. The destination region may have any alignment. The low-order bits of the destination location register point to the pixel within the first dword corresponding to the first pixel of the source, which also may have any alignment. The host must read exactly the correct number of dwords from the host BLT port; it must read all destination dwords of which at least one pixel fall within the source region. Host BLT read access must be left-to-right, top-to-bottom.

Logical operations are not available during host BLT read, although host BLT read may be interrupted.

11.4.1.2 Vector line draw

The destination location registers define the start point for line draw operations. Directions X and Y are displayed in the following diagram.



Vector, draw endpoint command draws a vector between any two points in display memory, whether or not these points are on the visible screen. The vector is drawn using the foreground color. The DDA (Digital Differential Analyzer) registers are used for line draw.

For a vector from (x1,y1) to (x2,y2), we define the following:

- dx = abs(x1-x2).
- ✤ dy = abs(y1-y2).
- dmin = min(dx, dy).
- dmax = max(dx, dy).



Preliminary / Proprietary and Confidential

For vector line draw, load these registers.

Table 11.4.1.2a Vector draw register setup

Register		Use
M050-051, M052-053	"Source location X/low," described on page 196 and "Source location Y/high," described on page 196	Not used.
M054-055, M056-057	"Destination location X/low," described on page 197 and "Destination location Y/ high," described on page 197	Start point of the vector (x1, y1).
M058–059	"Source size X/vector pixel count," described on page 198	Dimension X: dmax + 1.
M05A-05B	"Source size Y," described on page 198	Dimension Y: not used.
M060-063	"Foreground color," described on page 200	Color of vector
M064-067	"Background color/source transparency," described on page 201	Background color not used. Source transparency must be disabled.
M040[21:20]	"Drawing engine control," described on page 188	Destination transparency/mask: available as in BITBLT.
M070-071	"DDA axial step constant," described on page 203	2*dmin.
M072-073	"DDA diagonal step constant," described on page 203	(2*dmin) – (2*dmax).
M074-075	"DDA error term," described on page 204	(2*dmin) - dmax.
M046	"Raster operation," described on page 192	Available as in BITBLT.
M047	"Byte mask," described on page 193	Available.
M048	"Pattern," described on page 193	Not used.
M040	"Drawing engine control," described on page 188	Must be loaded last, unless you use "Quick start, M040[30:29]," described on page 93

Preliminary / Proprietary and Confidential



Setup Vector line draw as shown below with "Drawing engine control," described on page 188.

Table 11.4.1.2b Drawing engine control setup for vector draw

Bits	Description	Use
M040[3:0]	Drawing engine command	Set to 1100 (draw endpoint) or 1101 (don't draw endpoint)
M040[6]	Direction X	Set to 1 if $x^2 < x^1$, set to 0 otherwise
M040[7]	Direction Y	Set to 1 if $y_2 < y_1$, set to 0 otherwise
M040[8]	Major axis	Set to 1 if $dy > dx$, set to 0 otherwise
M040[13:9]	Source format	Not used
M040[18]	Destination address XY/linear	XY addressing only
M040[19]	Destination address rectangular	Rectangular only
M040[20]	Destination transparency	Available
M040[26:24]	Address model	Same as for BITBLT
M040[28:27]	Destination update	Set to 00 (do not update destination) or 11 (set destination to last pixel)
M040[30:29]	Quick start	Available for line draw. It is useful for chained vectors

- Vector, don't draw endpoint is similar to Vector, draw endpoint, above, except that endpoint is interpolated but not drawn. Start point is always drawn.
- Vectors are subject to clipping if clipping is enabled. If destination update is enabled and set to '11', destination location registers are set to the last pixel interpolated even though it is not drawn.
- The combination of destination update to last pixel and vector, don't draw endpoint is very useful when using the XOR raster operation to prevent vertices in a chain of vectors from being drawn twice and thus cleared.

11.4.1.3 BITBLT directions

The Source or Destination registers (pointing to the starting point of the rectangle) define BITBLT source and destination rectangles. Normally, the direction X and direction Y bits are set to 0 to indicate that these registers point to the top-left corner, and BLT proceeds left-to-right and top-to-bottom. Alternately, other starting corners may be specified by pointing to those locations, and by setting the Direction register.

The conventional left-to-right, top-to-bottom procedure is appropriate for most BITBLT operations.



When the source and destination regions overlap, it is necessary to examine the BITBLT operation and start from the proper corner in order to avoid overwriting source pixels before they are copied.

The following is a simple general solution which does not require complex overlap calculations.

If the top-left corner of the source region is at a higher address in display memory than the destination region, or if there is no source region, then the BITBLT Source and


* =

Preliminary / Proprietary and Confidential

Destination registers should point to the top-left corner of the respective regions and the direction X and Y bits should be set to 0.

If the top-left corner of the source region is at a lower address in display memory than the destination region, then the BITBLT Source and Destination registers should point to the bottom-right corner of the respective regions and the Direction X and Y bits should be set to 1.

When the source region is rectangular and the destination is linear, or vice versa, the two regions cannot be permitted to overlap.



11.4.2. Source formats, M040[13:10]

ProMotion uses two addressing formats, XY and linear, selected by M040[26:24], "Drawing engine control," on page 188.

- In XY addressing mode address is interpreted as a row/column pair. ProMotion uses row width of 640, 800, 1024, 1152, 1280, or 1600 pixels-per-line to compute an X/Y address, also selected by M040[26:24].
- In linear addressing mode the address is interpreted as a pixel address starting from the top left corner of the screen, with a fixed 4096 pixels-per-line.

The following diagram illustrates an example of XY vs. linear addressing for an on-screen image. Generally, you would use XY addressing for on-screen rectangular regions and linear addressing for off-screen contiguous regions.




Figure 11.4.2a: XY vs linear addressing


Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Preliminary / Proprietary and Confidential



Rectangular/contiguous - Rectangular means adjacent rows are offset by some amount. Contiguous means adjacent rows are stored one after the other. Contiguous is generally used for off-screen source regions. When a region is specified as linear it must also be specified as contiguous, as shown in the following diagram.

Figure 11.4.2b: Rectangular vs. contiguous regions



Color/monochrome - Monochrome regions are expanded to depth of display memory by replacing source 0s with background color and 1s with foreground color. To expand a monochrome region to foreground/transparent, the host should set both the source monochrome and source transparent bits, and set the background color to a different color than the foreground color register. The beginning of a monochrome source region must be 64-bit aligned. Subsequent rows of the source are byte aligned, with the remainder of any partially-used source byte from the previous row discarded.

11.4.3. Destination formats, M040[21:18]

Destination format is similar to source format. There is no concept of pattern for the destination, but a destination transparency polarity bit is added.

11.4.4. Quick start, M040[30:29]

The ProMotion-aT3D provides a **Quick start** feature to reduce the number of register writes required to invoke frequently-used operations. With Quick start enabled, writing a designated register automatically starts a new graphics engine operation with the same command as the previous operation. This allows efficient execution of a series of similar operations with similar parameters.

You may set quick start to trigger on writes to Dimension X, Source, or Destination registers. Quick start and destination updates combine effectively for chained operations. For example, with a polyline, using destination update = last pixel, the start point is automatically set to the end point of the previous segment. The driver then loads any other draw parameters which change for the next segment, writing endpoint X value last. With Quick start set appropriately this causes the draw command to begin. Other examples are shown in the following table.



Preliminary / Proprietary and Confidential

Operation	Command	Quick start	Destination update
trapezoidal fills	strip draw	start on Dimension X	below bottom left corner
RLE decodes	strip draw	start on source	right of top right corner
chained vector operations	vector don't draw endpoint	start on destination	last pixel

Drawing engine operations may also be started in quick start mode. The Drawing Engine Command register may be written with Drawing Engine Start reset in order to set up other register bits without starting an operation.

11.4.5. Source location registers

These notes apply to M050–051, "Source location X/low," described on page 196 and M052–053, "Source location Y/high," described on page 196. Specify source values in either (X,Y) format, or linear format. The direction bits in the BITBLT control register determine which corner of the source rectangle is specified by these registers.



Linear address is in pixels rather than bytes. A particular byte address in the frame buffer has a different linear address depending on current pixel depth mode.

When a BITBLT is specified as being right-to-left, the source location and destination location registers specify the right edge, using the top-right or bottom-right corner of the source and destination regions, respectively. When a BITBLT is specified as being bottom-to-top, the source location and destination location registers specify the bottom edge, using the bottom-left or bottom-right corner of the source and destination regions respectively. The right-to-left and bottom-to-top bits may be set independently. Right-to-left and bottom-to-top operations should not be used for drawing engine operations other than screen-to-screen BLT.

11.4.6. Destination location registers

These notes apply to M054–055, "Destination location X/low," described on page 197 and M056–057, "Destination location Y/high," described on page 197. Unlike the source location registers, the destination location registers can be automatically updated to reflect the endpoint of a drawing engine operation.

Values are specified in a manner analogous to the source location registers.



Drawing engine operations such as filled rectangle and patterns have only a destination but no source.

11.5 **BIOS extended initialization routine**


Execute the following steps to initialize ProMotion BIOS.

- 1. unlock registers.
- 2. disable VGA memory.
- 3. set the extended register IO port base address from PCI address space
- 4. set bit to disable vertical interrupts.
- 5. turn screen off.

Document ID 11-50002 Rev. **-06. Printed 6/25/97

Copyright ©1997 Alliance Semiconductor; All rights reserved

Preliminary / Proprietary and Confidential



- 6. clear betterhalf bit.
- 7. reset eight 8-bit scratchpad registers
- 8. reset overdrive registers
- 9. initialize default VGA video clocks
- 10. enable FIFO command registers
- 11. reset interlace Control Register
- 12. initialize the pixel FIFO request points
- 13. disable PCI VGA palette snooping (not applicable to all AT24 revs.)
- 14. save DAC type in scratchpad register 1
- 15. initialize memory clock, 2MB + 4 MB
- 16. get memory size
- 17. save memory size in scratchpad register 1
- 18. set memory clock according to memory: EDO, fast page, fast page interleaved
- 19. enable VGA memory
- 20. turn screen on

11.6 Setting extended modes

Execute the following steps to set ProMotion extended graphic modes.

- 1. set standard VGA registers.
- 2. set extended CRTC registers (if required).
- 3. load RAMDAC.
- 4. reset chip to VGA compatible.
- 5. map ProMotion registers to desired location (if required)
- reset flat model.
- 7. setup VCLK.
- 8. set up interlaced (if required).
- 9. setup FIFO.
- 10. load font.
- 11. set cursor.

Use the following example SetMode function to set various video display characteristics.

When SetMode is called, the new mode value that is to be set is passed in AL register. A test for MDA/CGA is performed first to determine if the correct hardware (a VGA or MDA/CGA card) is present.

After the correct software support for hardware is loaded, SetMode goes on and checks if the mode is available. If the mode is not available a default mode(mode 0 or 7) is set and exits the SetMode function. If mode is available the new mode is then checked to see if it is supported by the system; checks for VGA, mono, EGA emulation, single video, etc are made.

The function goes on to initialize the following common parameters: pointer to video parameter table, number of columns and rows, page size, cursor start and end scans, etc. The color palette is subsequently initialized unless default palette load is disabled; an application can use it's own palette.

SetMode: IF VGA is the only adapter Jump to ModeChk. This is most likely to occur. ELSE check VGA IF VGA running mono and mono is currently running. Jump to ModeChk.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved



Preliminary / Proprietary and Confidential

```
ELSE IF not vga and mono not current
      Prevent snow if present.
       Indicate VGA inactive.
       Set font to 8x8, if mode 7 not currently present.
       Load screen byte per character.
       Load graphics fonts pointer.
      Revector INT42(EGA default video driver)
      ELSE
      Jump to ModeChk.
ModeChk:
   Check if mode is available
   IF NOT available
     Default mode(previous mode) is set and
      exits SetMode functions.
   ELSE it is available
     New mode is check to see if it is supported by system.
     The following tests are made; check for VGA, mono, EGA
      emulation, single video adapter, etc.
      SetCommonData.
SetCommonData:
   Initialize common parameters per mode. The following common
   parameters are loaded: pointer to video parameter table,
   number of columns and rows, page size, cursor start and
   end scans, etc.
   Initialize the hardware registers in the following order:
     Init Sequence reg
     Init Misc output reg
     Disable video at sequencer
     Init CRT controller reg
     Init attribute controller reg
     Init graphic controller reg
   Color palette is then initialized unless default palette
   load is disabled. An application can use it's own palette.
   Call ExtSetMode.
ExtSetMode:
;
 Procedure:
             ExtSetMode
; Desc: Set Mode calls this routine to set up the extended registers.
; In:
      None.
; Out: None.
    All registers preserved.
; -
     public ExtSetMode
ExtSetMode
              proc
                      near
                                 ; Save scratch registers.
     push
             ax
     push
             bx
     push
             CX
     push
             dx
     push
             si
     push
             di
     call
             UnlockRegs
                                ; Unlock extended registers.
                                ; Write to CRT0 to reset to VGA.
     call
             ResetVGA
             ResetFlatMode ; Reset the flat mode access bit.
     call
                                 ;
                                 ; Initially reset extended
                                 ; CRTC registers 19h to 1Dh.
                                 ;
     mov
             dx, 03d4h
     mov
              al, 019h
                                 ; Start at index 019h
      mov
              ah, 000h
```

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved

C• 1 . . Preliminary

/Proprietary and C	onfidential	ProMotion-AT3D Tech Manual
esmRstCRTC: out inc cmp	dx, ax al	<pre>; Loop to reset registers 19h to 1Dh. ; Initialize register to zero. ; Increment register. ; IF last CRTC register exit!, else</pre>
jb mov mov call	bx, 0d2h	 ; Reset next extended CRTC register. ; Setup Interlace control register. ; Initially reset interlace register.
mov mov call mov call mov call	al, 01Bh bx, 0D4h WriteIOMappedReg bx, 0D5h WriteIOMappedReg bx, 0D6h WriteIOMappedReg	; ; Set the Pixel FIFO Request Points ; ; Load 1Bh into registers D4,D5,and D6. ; High priority request point-pg brk ; High priority request point-no pg brk ; Low priority request point ;
mov call or jnz ESMExtMode: call call	al, crtmode SearchPmodeTbl ah, ah CannotHandle DisableVGAMem GXXInterlace	<pre>', Check if requested mode is an extended mode. ; ' Check if it's an extended mode. ; in: al=mode; out: al,ah,di. ; Is it a Good mode? ; IF not, EXIT! ; ELSE do the following. ; Disable VGA memory. ; Set up the CRTC horizontal interlace ; start register.</pre>
mov call	al, cs:[di].clock_in ClockSetUp	; ; Set up a pointer to point to the mapped regs. ; nt; AL contains the desired freq code. ; Program pixel clock rate ; ; This part of the code checks the pclk value if ; it is greater than 157 then it enables double ; index otherwise it enables single index.
push mov cmp jl mov call or call pop jmp ESMlclk: mov call and	bx al, cs:[di].clkval al, 0157 ESM1clk bx, 080h ReadIOMappedReg al, Bit5 WriteIOMappedReg bx ESMclkend	; ; Is the pclk value greater than 157? ; NO! ; Set up register. ; Enable double index. ; PCLK is less than 157. ; Set up register
call pop ESMclkend:	WriteIOMappedReg bx	; Enable single index.
		; ; Check if requested mode is an interlaced mode.
mov cmp jne mov	@f	;].inter ; Is it in Interlace mode? ; Yes, Interlace control register.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

97

Copyright ©1997 Alliance Semiconductor; All rights reserved

	h Manual		
	mov call	al, 1 WriteIOMappedReg	Enable interlace.
	mov call	al, crtmode SetUpOverFlow	Noninterlaced, Set extended CRTC regs.
			Check if requested mode is a 24-bit mod
		;	
itdet	ADJ_24_ mov	FIFO al, byte ptr cs:[di]	.pixels
	cmp		Is it a 24-bit mode?
	jne		IF not skip the next line, ELSE
	call	Load24FIFO	Load FIFO parameters for 24-bit modes.
@@: endif		;	ADJ_24_FIFO
		1	Check memory on video board.
	call		Check on board memory size.
	mov cmp		Save memory size. Is 1.5 MB present?
	jne		NO.
			YES, BetterHalf 1.5 MB.
	jmp	Not3MB	
Not1_			
	cmp jne		IS 3 MB present? NO.
	call		YES, BetterHalf 3 MB.
Not3M			
		i	
			The following does a check for Banked or Planar modes.
		;	
	mov	al, byte ptr cs:[di]	
	cmp je	al, GXX_BANKED ; CannotHandle ;	Yes, but can not handle it. Exit!
	cmp		Not Banked, but is it Planar?
	jne		No.
	xor		Yes, go on and set PPPmode.
	mov	al, byte ptr cs:[di]	
	call jmp		writes the Serial Control register. Done, now EXIT!
@@:	7E.		, now bitt.
	xor		Set up PPPmode, SWmode, and Flatmode.
	mov	al, byte ptr cs:[di]	
	call		writes the Serial Control register.
	mov call	ax, word ptr cs:[di] SetSWMode	.scanw Set screen width for mode.
	mov	al, byte ptr cs:[di]	
	call		Set the chip for flat mode access.
		;	
			EXIT the procedure call.
Canno	tHandle:		
	call		Set up memory so that it wraps at 64k boundary.
	pop	di	Restore registers.
	pop	si	
	pop	dx	
	pop	CX	
	рор	bx	
	pop	ax	
	ret		EXIT!

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

98

Copyright ©1997 Alliance Semiconductor; All rights reserved

After the call to ExtSetMode is made, a font corresponding to the mode is then loaded. Set mode is now ready to terminate. Go on to SetModeEnd.

SetModeEnd:

Preliminary / Proprietary and Confidential

Before exiting the setmode function, the following occurs:

- The screen is Cleared if AL bit-7=0 (zero)
- Video is enabled at attribute controller
- The cursor type is set. Registers are restored
- from stack, and finally exits.

11.7 AT24/3D changes affecting software development

This section is intended for ProMotion-AT24/3D developers familiar with previous ProMotion family controllers.

11.7.1. Command FIFO depth deltas

The command FIFO, which queues CPU write accesses from the PCI bus, has been expanded in size. From a software point of view the change is as follows: In the 6422, the bits [3:0] of the Status register (offset 0x1FC), can range from 0 to 4 to indicate the number of command FIFO entries available for filling from the CPU side. In ProMotion-AT24/3D, this value can range from 0 to 8. Bit 3 in ProMotion-6422 is hardwired to 0.

For a burst transfer, in which the address is incremented internally to the AT24/3D, the effective depth of the AT24/3D FIFO can be up to 16. However the effective depth is 8 for the individual register accesses which take place in programming the AT24/3D.

11.7.2. Pixel depth control deltas

In the 6422, there is no register which specifies the pixel depth for a BLT operation independently from the pixel depth of the video refresh logic. In ProMotion-AT24/3D, the pixel depth can be independently programmed by means of M040[16:14] "Drawing engine control," on page 188. First of all, backward compatibility is maintained in the following way. If these bits all = 0, the 6422 behavior is maintained. That is, the serial control register (offset 0x80) determines the pixel depth.

For this to work, this depends on current drivers having written these bits with zeros beforehand. All reserved register bits should be written with 0s and masked off if read back.

If bits [16:14] are not = 0, the pixel depth is determined in the following way:

Value (binary)	Pixel depth
000	Determined by "Serial control," described on page 221
100	24
x01	8
x10	16
x11	32

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved



Preliminary / Proprietary and Confidential

11.7.3. Raster operation deltas

ProMotion-AT24/3D supports ternary operations, while previous ProMotion family members support binary raster ops.



Raster operations for the ProMotion-6422 and earlier correspond to the binary raster op codes as defined by the Microsoft Windows GDI ROP2. (Refer to the Windows Programmer's Reference.) There is a 4-bit field, where for example 0 = black, 0xC = copy, etc. In the chip there is a 4-bit register which holds the OP-code, the upper 4 bits being reserved.

ProMotion-AT24/3D support ternary operations. The AT24/3D register "Raster operation," described on page 192, is 8 bits wide. The three elements involved in the 3-element ROP are referred to as source, destination and pattern. In terms of the pattern formats available as defined in register bits M040[23:22], "Drawing engine control," on page 188, the ROP3 is only available in pattern format 2 (8x8x1, monochrome). The pattern operand is not an 8-bit color. Instead individual bits in the Pattern register (offset 0x4F:0x48) are replicated eight times to form bytes which enter the internal ALU.

Select ternary operation by the 8-bit code in the ROP register. A truth table of each ROP can be constructed with P, S, and D as inputs and in that order. The ROP code of a specific logical operation is equal to the bits in the result column read from bottom to top.

PSD	R	
000	0	
001	0	
010	0	
011	0	
100	0	
101	0	
110	0	
111	1	

Table 11.7.3a Raster operation: R = P*S*D

ROP = 80

Table 11.7.3b Raster operation: R = S XOR D

PSD	R	
000	0	
001	1	
010	1	
011	0	
100	0	
101	1	
110	1	
111	0	



ROP = 66

Table 11.7.3c Raster operation: R=S

PSD	R	
000	0	
001	0	
010	1	
011	1	
100	0	
101	0	
110	1	
111	1	

ROP = CC

The limitation is that the pattern bits are not color expanded but are only sign extended before the ROP. This means that the pattern data cannot provide color but only masking.

Table 11.7.3d Raster operation R=P

PSD	R
000	0
001	0
010	0
011	0
100	1
101	1
110	1
111	1

ROP = F0

This ROP will result in a pixel of all ones if pattern bit is 1 or a pixel of all zeros if pattern bit is 0, not the foreground or background colors as you would expect with monochrome pattern expansion.

Backward compatibility: There is no backward compatibility mechanism in the hardware. In software, to recover the previous behavior for a 2-operand ROP, duplicate the data which was written into the low-order nibble, into the high-order nibble as well.

11.7.4. Byte mask

For the 6422, this register at offset 0x47 was 4 bits wide. It enables individual byte lanes in the Graphics engine. The bits are normally set to all 1s at init time.



For ProMotion-AT24/3D, the register "Byte mask," described on page 193, is now 8 bits wide. **All 8 bits now must be set to 1s.** There is no backward compatibility mechanism in the hardware.



Preliminary / Proprietary and Confidential

11.7.5. 24-bit per pixel modes

The graphics engine can be used in the new 24 bit per pixel modes in a limited way. That is, in terms of the Drawing engine command field, Screen to Screen Blit and rectangle fill operations will work in 24 bit per pixel modes, except that transparency is not supported.

For all 24 bit packed modes set:

- pixel depth(24bpp) = 100
- destination_linear = 1, destination_contiguous=0
- source_linear = 1, source_contiguous=0

Dimension calculations:

- dim_y = y_dimension(in pixels)
- dim_x = x_dimension(in pixels) * 3

11.7.5.1 How to program source and destination location registers in 24bit mode

The registers are programmed in bytes, so that given a source screen coordinate X,Y in pixels,

- Source Location $X = (X^*3 + Y^*(horizontal resolution, in pixels)^*3) / 0x1000$
- Source Location $Y = (X^*3 + Y^*(horizontal resolution, in pixels)^*3) & 0xFFF$

Program Destination Location X,Y the same manner.

11.7.5.2 How to program row pitch register

There is an additional register to be programmed in 24-bit mode, the Destination Row Pitch register, at 0x5C:5D. The value to be programmed is a function of the the resolution, x dimension, and direction of BLIT as follows:

T2B	L2R	Row Pitch Register
1	1	HRES - DIMX
0	1	HRES + DIMX
1	0	HRES + DIMX
0	0	HRES - DIMX

HRES = horizontal resolution, in pixels

DIMX = x dimension, in bytes

T2B = BLIT direction top to bottom,

L2R = BLIT direction left to right.

11.7.5.3 For screen to screen set:

- operation = 0001
- sample command =1000_0001_0000_0101_0000_0000_0000_0010=81050201



ProMotion-AT 3D Tech Manual

11.7.5.4 For rectangle fill set:

- operation = 0010

The driver must rotate the fill color in register "Foreground color," described on page 200, according to the destination alignment. fg is one of 3 values in the table below.

- foreground_color = 00543210, R=10, G=32, B=54
- $fg24 = \{R, B, G, R, B, G, R\}$
- rot24= ((address in bytes)/8)%3. Foreground_color = 0x00ffffff & (fg24>> 16*rot24)

Alignment	7	6	5	4	3	2	1	0	
2	В	G	R	В	G	R	В	G	
1	R	В	G	R	В	G	R	В	
0	G	R	В	G	R	В	G	R	

11.7.6. Mono-to-color expansion

ProMotion-6422 hardware does not perform mono-to-color expansion when the source data is originating from the CPU (host write). However, in ProMotion-aT3D, mono-to-color expansion can be performed during host writes. To program for this, set bits [9], [11] and [12] (Linear, Contiguous, and Mono) of register "Drawing engine control," described on page 188. Command must be set to Host BLIT write.

The following demonstrates writing a character of width 10 pixels and height 9, with an 8-bit desktop.

- Set Dimension register = 10.
- Do a 32-bit write setting bits [9:0] to mono data bits for top line of char, and bits [16:25] to mono data for line 2. Do this write at address offset 0 of host blit port.
- At address offset 8 of host blit port, do next 32-bit write setting bits[9:0] to mono data bits for line 3 of char, and bits [16:25] to mono data for line 4.
- Continue on in this way until address offset 32, where lines 8 and 9 are written. Then do another write access at offset M040 with arbitrary data; this causes the chip to complete the write to lines 8 and 9.

Other notes for mono-to-color expansion:

- Host address increment is doublewords.
- AT24/3D Monochrome source data must be aligned on 64 bit boundaries.
- AT24/3D the Source Location X register must be written with a value of zero when monoto-color operations are taking place.

11.7.6.1 Patterns

In the AT24/3D, there is an additional pattern type available, 8 pixels by 8 pixels by 8 bits. . This pattern type can be used in 2-operand ROPS but cannot be used as the pattern part of the three-operand ROPS. The Source Location register is used to define the position of the 8x8x8 pattern.

The command type for which patterns are supported is screen-to-screen BLTs.

Copyright @1997 Alliance Semiconductor; All rights reserved



Preliminary / Proprietary and Confidential

The patterns are programmed differently between ProMotion-6422 and AT24/3D. The following table show the register setting for bits [23,22 and 10] in the command register:

Pattern	6422	AT24 /3D
none	000	000
8x8x1	001	100
4x4x4	011	010
8x8x8	-	110

11.7.7. Alignment issues: source and destination addresses

- The AT24/3D data path is twice as wide as the 6422's and therefore data can be rotated by twice as many pixels.
- The GE rotates data by a number of pixels indicated by the LSBs of the difference of source and destination addresses.
- The number of LSBs of difference used to specify data rotation for 8, 16, 32 bpp is shown below for AT24/3D and 6422:

bit depth (B	BPP) AT24/3D	6422
8	3 LSBs in AT24	2 LSBs in 6422
16	2 LSBs in AT24	1 LSBs in 6422
32	1 LSBs in AT24	0 LSBs (no rotation possible) in 6422

- ProMotion-6422 measures alignment with respect to 32 bit boundary whereas AT24 measures alignment with repect to a 64 bit boundary.
- Data aligned to an odd 32 bit address is considered aligned by 6422 but will be rotated by 4 pixels (8bpp) in AT24/3D. Conversely, if the data is quad word aligned (address is multiple of 8 bytes), the data will be rotated to match the destination address. In terms of device driver programming what this means is that the source address must be aligned on a 64-bit boundaries. This is only an issue for host-screen blit operations.

11.7.8. Motion Video deltas between ProMotion-6422 and AT24/3D

Unlike ProMotion-6422, the AT24/3D supports two motion video windows, with occlusion. There is no backward compatibility mode in the hardware. Refer to "Video tile buffer registers," on page 217, for a description of AT24/3D video tiling.

12. Motion video notes

12.1 Software standards

The motion video feature set supports multiple software and codec approaches. In particular it gives hardware support for Microsoft's DirectDraw, Intel's Display Control Interface (DCI), and higher level APIs and codecs built on these, including Direct Video, Video for Windows, Indeo video, and others.

12.2 Hardware features

12.2.1. vWindowTM, the ProMotion hardware window

The ProMotion-AT3D provides a window of video (or graphics) data, the **vWindow**, up to the size of the full display.

Previous ProMotion family members stored video data in a video memory area pointed to by "Base Address" register at M090–092, which is implementsd differently in ProMotion-aT3D.

Pointers are stored to the screen position where the vWindow is to be displayed. When the controller is refreshing the screen area inside the vWindow, it fetches from the vWindow memory area rather than the on-screen frame buffer memory.

12.2.2. Scaling

Video data are stored in memory in native resolution, e.g. 320×240 pixels. On-chip horizontal and vertical scaling registers permit the data to be displayed at native size or any upscaled size up to full-screen.

12.2.3. Color space conversion

Control bits indicate the format of the vWindow data: RGB (8/15/16/24-bit) or YUV (4:2:2/4:1:1/grayscale). Data format of the vWindow is independent of the desktop or RAMDAC graphics format, which may be 8-bit indexed or 15/16/24-bit direct RGB.

The controller is capable of color space conversion on the fly for data stored in YUV format. An on-chip color space converter accepts 16 equivalent bits per pixel in either CCIR 4:2:2 or upsampled 4:1:1 format, which is easy to generate from standard 4:1:1 formats. Refer to the figures below.

P1	P0-1	PO	P0-1
Y	V	Y	U
31	,	1	Ŭ

Figure 12.2.3a: CCIR-601 4:2:2 32-bit word

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



Preliminary / Proprietary and Confidential

P0-3	P0-3	P1	PO
U	V	Y	Y
P0-3	P0-3	P3	P2
U	V	Y	Y
31		·	

Figure 12.2.3b: Upsampled 4:1:1 32-bit words


The color space converter takes YUV input in one of these formats and outputs RGB data at the precision of the RAMDAC output mode up to 24-bit photorealistic truecolor. The R, G, B values are computed according to CCIR coefficients, as follows:

R	Y + 1.402 V
G	Y - 0.344 U - 0.714 V
В	Y + 1.772 V

12.2.4. Stretch minimum replication

This feature is intended to attenuate blockiness in images with large scale factors. The recommended values for this field are as follows.

horizontal stretch factor <=3	set minimum replication =0
horizontal stretch factor >3 , $<=5$	set minimum replication =1
horizontal stretch factor >5, <=7	set minimum replication =2
horizontal stretch factor >7	set minimum replication =3



12.3 Motion video in the vWindow

12.3.1. In-place video data

Normally, video data are stored in off-screen memory in a contiguous region. Where this is not possible or desired, you may store video data in place by writing it into the on-screen display memory region that is occluded by the vWindow.

In this case, each row of video data should be stored in a different row of on-screen memory. The video surface width should match the VGA offset register rather than the actual width, as adjusted for pixel depth. See "vWindow group 0 data pitch," on page 207 and "vWindow group 0 control," on page 205, and vWindow group 1 counterparts, for register descriptions.



vWindow data is not included in desktop screen captures, such as Print Screen.

12.3.2. vWindow straddling screen boundaries

In some cases a vWindow may straddle one or more edges of the screen. At such times the motion video registers reflect only the visible portion of the vWindow as if it were the entire vWindow. Regardless whether the vWindow straddles the edge of the screen, the left and right edges of the vWindow must be 32-bit aligned on the screen, and the source data displayed in that window must be 32-bit aligned in display memory.

For example, in 8-bit desktop mode both left and right edges of the vWindow must be aligned to 4-pixel boundaries.

There are cases where a codec or other driver always writes the entire frame's source data but only a portion is to be displayed. Straddle is accomplished by setting vWindow data base address to point to the first displayed pixel (32-bit alignment requirement still applies) and setting vWindow data pitch to describe only that portion of the vWindow that is displayed. Data pitch contains a larger value than vWindow data width when straddling the left or right edges of vWindow; the difference represents the position of the video data hidden beyond the left or right edges of the screen.

12.3.3. vWindow alignment restrictions

There are no alignment restrictions for the position on screen where the vWindow may be displayed; or the memory address to store video data. Video data maybe on any byte boundary.



12.4 Video tile allocation procedure

12.4.1. Suggested tile allocation procedure

- 1) Determine all the unique destination Y coordinates for all the rectangles in the cliplists of all the active windows.
- 2) Create horizontal "Strip" rectangles from the set of Y coordinates.
- 3) For each rectangle in the cliplist of each window, clip the rectangle against the set if Strip rectangles. If the result has non-zero area, allocate a Tile for this rectangle. At the same time:
 - If there is no overlap between any of the rectangles and any of the Strip rectangles, allocate a Space tile for that Strip.
 - Maintain the rightmost Tile associated with each Strip, in order to set the Tile Rightmost bit, 2x0[4]
- 4) Tiles must be allocated in sequential order across all active windows.

You must zero out tile register values for tiles which are not used in a given screen configuration.

12.4.2. Space tiles


Where there is a vertical gap on the desktop with no motion video data, including at the top, but not the bottom), you must allocate special "space tiles."

- Set Tile Left = $0 \times FFF$.
- Set Tile Rightmost = 1.
- Set Tile Bottom as for normal tiles.
- Set other tile register values = 0.

Refer to Figure 12.4.3, "ProMotion-AT3D video tiling," for an example using a space tile,

12.4.3. Horizontal video tiling

- When two vWindows overlap horizontally, they must be broken up into tiles according to the vertical geometry, as shown in Figure 12.4.3, "ProMotion-AT3D video tiling."
- ProMotion-aT3D does not support tiles being programmed such that they adjoin each other horizontally. There must be a horizontal gap of at least 8 pixels between tiles on the same scan line.



Preliminary / Proprietary and Confidential



ProMotion-AT3D Tech Manual

13. **ProMotion-AT3D bi-endian support**

Bi-endian support goals are two-fold: frame buffer data must appear to the Power PC processor like conventional memory, under all possible combinations of reads, writes, sizes and alignments; and frame buffer data as stored must be usable by all the modules within the Promotion. Modifying memory-mapped register accesses for ProMotion bi-endian hardware since that can be handled in the driver software level.

13.1 Overview

There are several modules within ProMotion which independently request data accesses from the frame buffer. However all memory accesses pass through the memory interface (MI) module. Therefore the byte swapping logic necessary for bi-endian support can be centralized in this module. The other modules can dynamically request different types of byte swapping, depending on the size of the data types which they are accessing, and the bi-endian configuration. The PCI interface module can also request the required swapping, depending on which of two PCI memory space apertures is being accessed.

The bi-endian support logic allows the frame buffer data to be stored in either big-endian or little-endian format, as desired. The double PCI apertures also allow a mixed format whereby the frame buffer data accessed by big-endian processors can be in big-endian format, and at the same time frame buffer data accessed by little-endian processors can be little-endian.

13.2 **CPU register interface**

13.2.1. Bi-endian control register

This register determines the bi-endian configuration of the Promotion. The size is two bytes. It appears in memory-mapped register space at offsets 0xDD:DC.

Bits	Description	Notes
1:0	Host Memory Aperture 0 transform code	Memory offset 0-8MB
3:2	Host Memory Aperture 1 transform code	Memory offset 8-16MB
5:4	Pixel data module transform control	
7:6	GE module transform control	
9:8	3D module transform control	
11:10	TV module transform control	



Preliminary / Proprietary and Confidential

13.3 Data transform codes

Code	Description
0	no transform (default)
1	16-bit transforms
2	32-bit transforms
3	reserved

13.3.1. Little-endian module to big-endian memory: 16-bit transforms

Access by little- endian module	Example data	BE on internal memory bus	Data on internal memory bus	BE to frame buffer	Data to/from big - endian frame buffer [63:0]
byte , address 0	0x10	11111110	XXXXXXX10	11111101	XXXXXX10X
byte , address 1	0x11	11111101	XXXXXX11X	11111110	XXXXXXX11
byte , address 2	0x12	11111011	XXXXX12XX	11110111	XXXX12XXX
byte , address 3	0x13	11110111	XXXX13XXX	11111011	XXXXX13XX
byte , address 4	0x14	11101111	XXX14XXXX	11011111	XX14XXXXX
byte , address 5	0x15	11011111	XX15XXXXX	11101111	XXX15XXXX
byte , address 6	0x16	10111111	X16XXXXXX	01111111	16XXXXXXX
byte , address 7	0x17	01111111	17XXXXXXX	10111111	X17XXXXXX
half word, address 0	0x1110	11111100	XXXXXX1110	11111100	XXXXXX1011
half word, address 2	0x1312	11110011	XXXX1312XX	11110011	XXXX1213XX
half word, address 4	0x1514	11001111	XX1514XXXX	11001111	XX1415XXXX
half word, address 6	0x1716	00111111	1716XXXXXX	00111111	1617XXXXXX
word , address 0	0x13121110	11110000	XXXX13121110	11110000	XXXX12131011
word , address 4	0x17161514	00001111	17161514XXXX	00001111	16171415XXXX
doubleword	0x1716151413121110	00000000	1716151413121110	00000000	1617141512131011



13.3.2. Little-endian module to big-endian memory: 32-bit transforms

Access by little- endian module	Example data	BE on internal memory bus	Data on internal memory bus	BE to frame buffer	Data to/from big -endian frame buffer [63:0]
byte , address 0	0x10	11111110	XXXXXXX10	11110111	XXXX10XXX
byte , address 1	0x11	11111101	XXXXXX11X	11111011	XXXXX11XX
byte , address 2	0x12	11111011	XXXXX12XX	11111101	XXXXXX12X
byte , address 3	0x13	11110111	XXXX13XXX	11111110	XXXXXXX13
byte , address 4	0x14	11101111	XXX14XXXX	01111111	14XXXXXXX
byte , address 5	0x15	11011111	XX15XXXXX	10111111	X15XXXXXX
byte , address 6	0x16	10111111	X16XXXXXX	11011111	XX16XXXXX
byte , address 7	0x17	01111111	17XXXXXXX	11101111	XXX17XXXX
half word, address 0	0x1110	11111100	XXXXXX1110	11110011	XXXX1011XX
half word, address 2	0x1312	11110011	XXXX1312XX	11111100	XXXXXX1213
half word, address 4	0x1514	11001111	XX1514XXXX	00111111	1415XXXXXX
half word, address 6	0x1716	00111111	1716XXXXXX	11001111	XX1617XXXX
word , address 0	0x13121110	11110000	XXXX13121110	11110000	XXXX10111213
word , address 4	0x17161514	00001111	17161514XXXX	00001111	14151617XXXX
doubleword	0x1716151413121110	0000000	1716151413121110	0000000	1415161710111213

13.3.3. Big-endian processor to little-endian memory: 16-bit transforms

Access by big-			Data on PCI		Data in little - endian frame
endian processor	Example data	BE on PCI	AD[31:0]	BE to frame buffer	buffer [31:0]
byte , address 0	0x10	1110	XXXXXX10	1101	XXXX10XX
byte , address 1	0x11	1101	XXXX11XX	1110	XXXXXX11

Preliminary / Proprietary and Confidential

Access by big-			Data on PCI		Data in little - endian frame
endian processor	Example data	$\overline{\text{BE}}$ on PCI	AD[31:0]	$\overline{\text{BE}}$ to frame	buffer buffer [31:0]
byte , address 2	0x12	1011	XX12XXXX	0111	12XXXXXX
byte , address 3	0x13	0111	13XXXXXX	1011	XX13XXXX
word, address 0	0x1011	1100	XXXX1110	1100	XXXX1011
word, address 2	0x1213	0011	1312XXXX	0011	1213XXXX
double word	0x10111213	0000	131211110	0000	12131011

13.3.4. Big-endian processor to little-endian memory: 32-bit transforms

Access by big-			Data on PCI		Data in little - endian frame
endian processor	Example data	$\overline{\text{BE}}$ on PCI	AD[31:0]	BE to frame but	ffer buffer [31:0]
byte , address 0	0x10	1110	XXXXXX10	0111	10XXXXXX
byte , address 1	0x11	1101	XXXX11XX	1011	XX11XXXX
byte , address 2	0x12	1011	XX12XXXX	1101	XXXX12XX
byte , address 3	0x13	0111	13XXXXXX	1110	XXXXXX13
word, address 0	0x1011	1100	XXXX1110	0011	1011XXXX
word, address 2	0x1213	0011	1312XXXX	1100	XXXX1213
double word	0x10111213	0000	131211110	0000	10111213

13.4 **Bi-endian implementation notes**

Each module presents two additional signals to the MI at the time of a memory request. The signals contain the transform control code as defined above. The MI dynamically performs swapping, for reads and writes, according to the transform code for each module. The transform code coming from a particular module can also change dynamically, depending on the type of access that it being performed by that module. The following tables indicate how each type of module asserts the transform code signals.



13.4.1. Graphics engine, 3D modules

Data accessed	Transform requested
X	none
monochrome data	none
4 or 8 bit pixels or texels	none
15,16 bit pixels or texels	16
32 bit pixels or texels	32
	X monochrome data 4 or 8 bit pixels or texels 15,16 bit pixels or texels

13.4.2. PD, TV modules

Transform control[0]	Data accessed	Transform requested
0	X	none
1	Hardware cursor data	none
1	8 bit pixels	none
1	15, 16 bit RGB, YUV 4:2:2, any other 16-bit data type	16
1	32 bit pixels	32

HOST: uses codes in bi-endian control register, depending on aperture.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Preliminary / Proprietary and Confidential

ProMotion-AT3D Tech Manual


14. 3D programming notes

14.1 Texture mapping

Use these steps for rendering a textured object from a series of triangles.

- 1. Load an 8-bit texture in off-screen display memory.
- 2. Load M308, "Texture map base address," described on page 286, to point to the first byte of the texture.
- 3. Load M30C, "Texel index offset," described on page 288. with the texture height width and format.
 - 3.a If the texture is indexed, load the TLUT with 24-bit RGB values for each color in the texture.
 - 3.b If the texture is a 4-bit texture and you aren't starting with TLUT address 0, load M30E, "Texel index offset," described on page 288, to specify which TLUT location corresponds to texel color 0.
- 4. Load M300, "Polygon engine control 0," described on page 282, with parameters.

Preliminary / Proprietary and Confidential



15. Standard VGA register descriptions

15.1 VGA attribute controller registers

Writing to port 3C0 writes index and data alternately. Reading port 3C0 returns index and reading port 3C1 returns data. Reading port 3DA or 3BA causes next 3C0 write to update the index, depending on the mode set at 3C2[0], "Item select/miscellaneous output," on page 124.

15.1.1. Index

Use this register to specify the register accessed with the next read to 3C1 or the next write to 3C0.

Read/write:		r/w		Address:		3C0h	
Default:		Undefined.		Address index	:	-	
7	6	5	4	3	2	1	0
		palette access			attribute index		
Bits	Descrip	tion					
[5]	Palette	access by CPU	J.				
	1 =		normal display. entire screen displays border color specified in 3C0.11.				
	0 =	entire	e screen display	s border color s	pecified in 3C0	.11.	
[4:0]	Attribu	te index.					

15.1.2. Palette registers 0-15

Use these registers to define the EGA color palette.


Read/write:		r/w Address:				3C0h	
Default:		Undefined. Address index:		•	00–0Fh		
7	6	5	4	3	2	1	0
		palette output			output		
Bits	Descrip	tion					
[5:0]	Palette	output.					


15.1.3. Mode control

Use this register to determine attribute control bits.

119

3D Tech Man	ual			Prel	iminary / Pro	oprietary and	d Confidentia
Read/write: Default:		r/w Oh		Address: Address inde:	K:	3C0h 10h	
7	6	5	4	3	2	1	0
select source	256 col mode	pix pan enable		char blink enable	line graphics	mono text	graphics/alpho
Bits	Descrip	tion					
[0]	Graphi	cs/Alpha mod	le.				
	1 = 0 = 0	0 1	nics mode numeric mode				
[1]	Monoc	hrome text at	tribute (for a	lphanumeric	mode if blinki	ing is enabled	d).
	1 = 0 = 0		ochrome blinki blinking	ng			
[2]	Line gr	aphics codes					
	1 = 0 = 0		ot copies 8th d ot is backgrour	ot for chars C0- 1d color	DFh		
[3]	Charact	er blink enab	le.				
	1 = 0 = 0		at vertical refre disabled.	esh frequency ÷	32.		
[4]	Reserve	ed.					
[5]	Pixel pa	anning enable					
	1 = 0 = 0	*	plit screens sep plit screens tog	,			
[6]	256 co	lor mode.					
	1 =		olor mode on.				
[7]	0 =		color mode off.	moog [[.4]			
[7]	Select s	ource for lool use 3	-	ress [5:4]. Color select," oi	1 page 123.		
	0 =				ters 0-15," on p	age 119.	





¢



15.1.4. Overscan color

Use this register to determine the border color. For direct color modes the overscan color is applied as a RGB332 value. See "vWindow data formats in display memory" on page 303.

Read/write: Default:		r/w Oh		Address: Address index	:	3C0h 11h	
7	6	5	4	3	2	1	0
			borde	r color			
Bits	Descript	ion					
[7:0]	Border	color.					

15.1.5. Color plane enable

Use this register to enable the four VGA color planes, and to determine input for register 3DA/3BA, "Input status 1," on page 126.

Read/write:	r/w	Address:	3C0h
Default:	Oh	Address index:	12h

7	6	5	4	3	2	1	0
		display pixel	readback mux	color plane 3	color plane 2	color plane 1	color plane 0
Bits	Descrip	tion					
[0]	Color p	lane 0 enable					
	1 = 0 = 0	1	enabled. disabled.				
[1]	Color p	lane 1 enable					
	1 = 0 = 0	*	enabled. disabled.				
[2]	Color p	lane 2 enable					
	1 = 0 = 0		enabled. disabled.				
[3]	Color p	lane 3 enable					
	1 = 0 = 0		enabled. disabled.				
[5:4]	Display	pixel readba	ek mux contro	ol.			
	11 = 10 = 01 = 00 = 00 = 00 = 00 = 00 =	3DA 3DA	[5:4] returns { [5:4] returns { [5:4] returns { [5:4] returns {	VID3, VID1}. VID5, VID4}.			



15.1.6. Horizontal pixel panning

Use this register to specify the number of pixels to shift the display horizontally to the left. A maximum pan of seven pixels can be shifted except for these modes:

- 9-bit character mode, the output can be shifted a maximum of eight pixels.
- ◆ 256 color modes, the output can be shifted a maximum of four pixels.

Therefore in 8-bit character mode, and all graphics modes but 256-color mode, the output can be shifted a maximum of seven pixels.

Read/write:		r/w		Address:		3C0h	
Default:		Oh		Address index	K :	13h	
7	6	5	4	3	2	1	0
					horizo	ntal pan	
Bits	Descript	tion (9-bit cha	racters)				
[3:0]	Horizo	ntal pan.					
	1 x x x =	= no shift.					
	0111:	= 8 bits left.					
	0110 :	= 7 bits left.					
		= 6 bits left.					
		= 5 bits left.					
		= 4 bits left.					
		= 3 bits left. = 2 bits left.					
		= 2 bits left. = 1 bit left.					
	0000 -	- I Dit leit.					
Bits	Descript	tion (8-bit cha	iracters)				
[3:0]	Horizo	ntal pan.					
	0111 = 0110 = 0101 = 0100 = 0011 = 0010 =	 1 bit right. 7 bits left. 6 bits left. 5 bits left. 4 bits left. 3 bits left. 2 bits left. 1 bits left. 					

 \oplus


Preliminary / Proprietary	and Confidential	ProMotion-AT3D Tech Manua
Bits	Description (Mode 13)	
[3:0]	Horizontal pan.	
	1xxx = no shift. 0111 = no shift. 0110 = 6 bits left. 0101 = no shift. 0100 = 2 bits left. 0011 = no shift. 0010 = 1 bit left. 0001 = no shift. 0000 = no shift.	

15.1.7. Color select

Use this register to expand 4 bit color information to drive 8 bits. This register is used in conjunction with 3C0.10[7], "Mode control," on page 119, and 3C0.00-0F [5:0], "Palette registers 0-15," on page 119. This register is used only in 4-bit planar mode.

Read/write: Default:		r/w Oh		Address: Address index	x:	3C0h 14h	
7	6	5	4	3	2	1	0
				color s	select 1	color	select 0
Bits [1:0]	3C0.14	elect 0. If 3C0 [3:2] to pro	L J	then these bit color informa			L J
[3:2]	and bit [7] is s	elect 1. If 3C0 s 3C0.14 [1:0)] to provide hese color sel	then these bit 8 bits of color ect bits combi on.	information	1. If Mode con	trol 3C0.10

Figure 15.1.7 Color select



Document ID 11-50002 Rev. **-06. Printed 6/25/97.



Preliminary / Proprietary and Confidential

15.2 VGA general registers

15.2.1. Item select/miscellaneous output


Refer to "Input status 0," on page 126, for information on reading 3C2.

Read/write:		r		Address: Address:		3CCh	
		W				3C2h	
Default:		Oh		Address ind	ex:	-	
7	6	5	4	3	2	1	0
VSYNC polarity	HSYNC	mem page		VCI	LK select	enable host DMA	color/mono
Bits	Descrip	tion					
[0]	Select r	node.					
	1 =	color	mode: 3DA, 3	D4, 3D5 enabl	led.		
	0 =	mono	ochrome: 3BA,	3B4, 3B5 enal	bled.		
[1]	Enable	host display n	nemory acces	s.			
	1 =	acces	s enabled.				
	0 =		s disabled.				
				ot respond to	o reads or wr	ites to display 1	nemory.
		eturn random					
[3:2]		elect. Refer to	Clock regis	ters and form	nulas," on pa	ge 257 for info	rmation on
	VCLK.						
	1 x =		ammable VCLI	ζ.			
	01 =		default 1.				
	00 =		default 0.		226	- [2, 2]:	
F - 7		0 1 1	VGA Overric	ie, on page	226, override	es [3:2] with a	value of 11D.
[4]	Reserve						
[5]	Select ł	nigh 64K men	nory page.				
	1 =	select	even memory	locations.			
	0 =		odd memory				
		0		10		000:0-AFFF.F;	this bit
	determ	ines which or	ne is mapped	into that spa	ice.		
[6]	HSYNC	C polarity.					
	1 =	negat	ive.				
	0 =	positi	ve.				
	VSYNC	· 1: +					
[7]	VOINC	l polarity.					
[7]	1 =	. polarity. negat	ive.				



Read/write: Default:		r w Oh		Address: Address: Address index	c	3CAh 3BA, 3DA -	
7	6	5	4	3	2	1	0
				VSYNC control			
Bits	Descript	tion					
[2:0]	Reserve	ed.					
[3]	VSYNC	control.					
	1 = 0 = 0		NC OR'd with nal VSYNC.	vertical display er	1able.		

Figure 15.2.2 Vertical enable



Document ID 11-50002 Rev. **-06. Printed 6/25/97.

125



Preliminary / Proprietary and Confidential

15.2.3. Input status 0

Use this read-only register to obtain the state of the vertical interrupt and sense pin. Refer to "Item select/miscellaneous output," on page 124, for information on writing 3C2.

Read/write:	r	Address:	3C2h
Default:	Undefined.	Address index:	-

7	6	5	4	3	2	1	0
vertical interrupt			inverted sense pin				

Bits	Description	
[3:0]	Reserved.	
[4]	Inverted sen	se pin.
	1 = 0 = 0	pin LOW—typically means MDET active and monitor present. pin HIGH—typically means MDET inactive with no monitor present.
[6:5]	Reserved.	
[7]	Vertical inte	rrupt.
	1 =	active.
	0 =	inactive.


15.2.4. Input status 1

Use this register to read current monitor control values.

Read/write:	r	Address:	3BA, 3DAh
Default:	Undefined.	Address index:	-

7	6	5	4	3	2	1	0
		1 , 1	eadback MUX trol	vertical retrace			pixel display

Bits	Description	
[0]	Pixel display	
	1 = 0 = 0	inactive. active.
[2:1]	Reserved.	
[3]	Vertical retra	ce.
	1 = 0 = 0	active. inactive.
[5:4]		l readback mux control. Returns bits specified by 3C0.12 [5:4], "Color ," on page 121.





15.3 VGA sequencer registers

15.3.1. Sequencer index

Use this register to specify the register accessed with the next read/write to 3C5.

Read/write: Default:		r/w Undefined.		Address: Address index	c:	3C4h -	
7	6	5	4	3	2	1	0
					sequencer rea	d/write index	
Bits	Descrip	tion					
[3:0]	Index f	or read/write					

15.3.2. Reset

Read/write: Default:		r/w Oh		Address: Address index		3C5h 00h	
7	6	5	4	3	2	1	0
				reset			
Bits	Descrip	tion					
[1:0]	This re	gister has no	effect on the o	operation of t	he ProMotion	-aT3D.	
	Reads r	Reads return the value written.					

15.3.3. Clocking mode

Use this register to alter clock rates. 3C5.01 [5] disables display refresh, allowing the host direct access to display memory. 3C5.01 [3] divides clock by 2, providing compatibility with low-resolution modes. 3C5.01 [0] determines clock for 8- or 9-dot character.

	Read/write:		r/w		Address:		3C5h	
Default:		Oh		Address index:		01h		
	7	6	5	4	3	2	1	0
			screen off		dot clock			character clock

Copyright ©1997 Alliance Semiconductor; All rights reserved

ProMotion-AT3D Tech Manual

Bits	Description	
[0]	Character clo	ock.
	1 =	8 dot wide characters.
	0 =	9 dot wide characters.
[2:1]	Reserved.	
[3]	Dot clock.	
	1 =	dot clock/2.
	0 =	normal dot clock.
[4]	Reserved.	
[5]	Screen off.	
	1 =	screen disabled.
	0 =	normal operation.

15.3.4. Map mask

Use this register to control writes to each plane in planar mode.

Read/write: Default:		r/w Oh		Address: Address index	K:	3C5h 02h	
7	6	5	4	3	2	1	0
				map plane 3	map plane 2	map plane 1	map plane 0
Bits	Descript	ion					
[0]	Map pla	.ne 0.					
	1 =	write	e enabled.				
	0 =	write	e disabled.				
[1]	Map pla	ne 1.					
	1 =	write	e enabled.				
	0 =	write	e disabled.				
[2]	Map pla	.ne 2.					
	1 =	write	e enabled.				
	0 =	write	e disabled.				
[3]	Map pla	ne 3.					
	1 =	write	e enabled.				
	0 =	write	e disabled.				

¢




Preliminary / Proprietary and Confidential

15.3.5. Character map select

Use this register to specify the primary and secondary character sets for text modes.

Read/write: Default:		r/w Undefined.		Address: Address index	:	3C5h 03h			
7	6	5	4	3	2	1	0		
		font b	font a	fon	t b	for	nt a		
Bits	Descrip	tion							
[4, 1:0]	Select font A.								
	111 =	56K offset: cha	aracter map 0.						
	110 = 40K offset: character map 1.								
	101 =	24K offset: cha	aracter map 2.						
	100 =	8K offset: char	acter map 3.						
	011 =	48K offset: cha	aracter map 4.						
	010 =	32K offset: cha	aracter map 5.						
		16K offset: cha	1						
	000 =	0K offset: char	acter map 7.						
[5, 3:2]	Select f	ont B.							
	111 =	56K offset: cha	aracter map 0.						
		40K offset: cha	*						
	101 =	24K offset: cha	aracter map 2.						
	100 =	8K offset: char	acter map 3.						
	011 =	48K offset: cha	aracter map 4.						
	010 =	32K offset: cha	aracter map 5.						
		16K offset: cha	1						
	000 =	0K offset: char	acter map 7.						



 \oplus

Ф



Preliminary / Proprietary and Confidential

15.4 VGA graphics controller registers

15.4.1. Graphics index

Use this register to determine the register accessed with the next read/write to 3CF.

Read/write: Default:		r/w Undefined.		Address: Address index	C:	3CEh -	
7	6	5	4	3	2	1	0
					graphi	cs index	
·		· · · · · · · · · · · · · · · · · · ·					
Bits	Descrip	tion					
[3:0]	Graphi	cs index.					

15.4.2. Set/reset

Use this register to specify the value to be written into the display memory planes in planar mode. It operates in conjunction with 3CF.01 [3:0], "Enable set/reset," on page 132.

Read/write: Default:		r/w Undefined.		Address: Address index	к:	3CFh 00h		
7	6	5	4	3	2	1	0	
				plane 3	plane 2	plane 1	plane 0	
Bits	Descrip	tion						
[0]	Value fe	or plane 0.						
[1]	Value fo	or plane 1.						
[2]	Value fo	or plane 2.						
[3]	Value fo	or plane 3.						

15.4.3. Enable set/reset

Use this register to enable the values in 3CF.00 [3:0], "Set/reset," on page 132, to be written to the appropriate display memory planes.

Read/write:	r/w	Address:	3CFh
Default:	Undefined.	Address index:	01h

Proprietary and	l Confidenti	al			ProM	lotion-AT 3D	Tech Manu
7	6	5	4	3	2	1	0
				enable plane 3	enable plane 2	enable plane 1	enable plane (
Bits	Descript	ion					
[0]	Enable	value in 3CF.(00 [0] to be	written into di	splay memor	y plane 0.	
	1 = 0 = 0		enabled. disabled.				
[1]	Enable	value in 3CF.(00 [1] to be	written into di	splay memor	y plane 1.	
	1 = 0 = 0		enabled. disabled.				
[2]	Enable	value in 3CF.(00 [2] to be	written into di	splay memor	y plane 2.	
	1 = 0 = 0		enabled. disabled.				
[3]	Enable	value in 3CF.(00 [3] to be	written into di	splay memor	y plane 3.	
	1 = 0 = 0		enabled. disabled.				

15.4.4. Color compare

Use this register specifies the color against which pixels in display memory are compared during a VGA read operation.

Read/write: Default:		r/w Undefined.		Address: Address index		3CFh 02h	
7	6	5	4	3	2	1	0
				color compare			
Bits	Descrip	ion					
[3:0]	Color c	Color compare.					

15.4.5. Data rotate

Use this register for determining operations in write modes 0 and 3. Bits [4:3] of this register set a logical output between source and readback latch for writing data to display memory. Bits [2:0] of this register rotate data up to seven positions prior to alteration by the set/reset register.

Read/write: Default:		r/w Undefined.	Address: Address index:		K:	3CFh 03h		
7	6	5	4	3	2	1	0	
			function select			rotate count		



Preliminary / Proprietary and Confidential

Bits	Description	
[2:0]	Rotate cou	nt.
[4:3]	Function s	elect. Valid only for write mode 0.
	11 =	Source XOR readback latch.
	10 =	Source OR readback latch.
	01 =	Source AND readback latch.
	00 =	Source copy.

15.4.6. Read map select

=

Use this register to select the display memory plane.

Read/write: Default:		r/w Undefined.		Address: Address index	x:	3CFh 04h	
7	6	5	4	3	2	1	0
						read mo	1p select
Bits	Descript	ion					
[1:0]	Read m	ap select. Use	ed for read n	node 0.			
	11 = 10 = 01 = 00 = 00 = 00 = 000 = 000 = 0000 = 000000	plane plane plane plane	2. 1.				

15.4.7. Graphics mode

Use this register to configure data shift registers and to specify read/write mode.

Read/write:		r/w		Address:		3CFh	
Default:		Undefined.		Address index	::	05h	
7	6	5	4	3	2	1	0
			odd/even mode	read mode		write m	ode 0—3



ProMotion-AT3D Tech Manual

Bits	Description							
[1:0]	Write mode. Determines how data is written into four display memory planes.							
	11 = write mode 3. Set/reset, 8 bits host rotated & bit mask.							
	10 = write mode 2. 4 bits host, bit mask.							
	01 = write mode 1. Data written into each planes' readback latches.							
	00 = write mode 0. 8 bits host, rotate, enable set/reset, set/reset, raster operation, bit mask.							
	Write modes specify how the 8-bit host byte is translated into the 32-bit display							
	memory region addressed by the host address This translation also includes several							
	other VGA graphics controller registers. Each byte address refers to one byte per plane							
	map.							
[2]	Reserved.							
[3]	Read mode.							
	1 = read mode 1. Host reads data via color compare registers.							
	0 = read mode 0. Host reads data directly from display memory.							
[4]	Odd/even mode.							
	1 = graphics controller in odd/even addressing mode.							
	0 = normal mode.							
	This bit should be set opposite to 3C5.4 [2], "Memory mode," on page 131.							
[7:5]	Reserved.							

15.4.8. Miscellaneous


Read/write:		r/w		Address:		3CFh		
Default:		Oh		Address index:		06h		
7	6	5	4	3	2	1	0	
				memory aperture		chain 2 select	graphics/alpha	

Bits	Description								
[0]	Graphics/a	Graphics/alpha mode select.							
	1 = 0 = 0	graphics mode. text mode.							
[1]	Chain 2 sel	Chain 2 select. Used for MDA emulation.							
[3:2]	Memory ap	Memory aperture.							
	11 = 10 = 01 = 00 = 00 = 00 = 0000 = 000 = 000 = 000 = 000 = 000 = 0000 = 000 = 000 = 000 = 00	B800:0-BFFF:F (32KB: CGA). B000:0-B7FF:F (32KB). A000:0-AFFF:F (64KB: EGA-VGA). A000:0-BFFF:F (128KB: Extended).							

 \oplus

 \oplus

A000:0 AFFF:F



15.4.9. Color don't care

ProMotion-AT3D Tech Manual

Use this register to determine which planes are involved in color compares. These bits mask against 3CF.2 [3:0], "Color compare," on page 133, during planar mode readback. Pixels that match the compare return 1, others return 0. Use 3CF.5 [3], "Graphics mode," on page 134, to select this comparison.

Display Memory

1 M

Read/write: Default:		r/w Undefined.		Address: Address index	c:	3CFh 07h	
7	6	5	4	3	2	1	0
				plane 3	plane 2	plane 1	plane 0
Bits	Descrip	tion					
[0]	Color d	lon't care.					
	1 = 0 = 0	*	0 active. 0 inactive.				
[1]	Color d	lon't care.					
	1 = 0 = 0		e 1 active. e 1 inactive.				

Tioprictary	and Confidential		ProMotion-AT 3D Tech
Bits	Description	1	
[3]	Color don	't care.	
	1 =	plane 3 active.	
	0 =	plane 3 inactive.	
[2]	Color don	't care.	
	1 =	plane 2 active.	
	0 =	plane 2 inactive.	

15.4.10. Bit mask

Use this register to enable writing to display memory in write modes 0, 2, and 3.

Read/write: r/w Default: Undefined.			Address: Address index:								
7	6	5	4	3	2	1	0				
			bit	mask							
Bits	Bits Description										
[7:0]	[7:0] Bit mask. Enables writing to display memory on a bit basis. Any bit of this register set to 1 permits the corresponding bit to be written into display memory.										



Preliminary / Proprietary and Confidential


15.5 VGA CRTC registers

All VGA CRTC registers are supported. In addition, the horizontal and vertical timing, start, and offset have been extended at 3D5.19–1D, which are described starting on page 181.

A bit exists to lock VGA CRTC registers. When the lock bit is set, writes to the VGA portion of the CRTC registers (3D4 index 0–18) are ignored. When the lock bit is not set, writes to the VGA portion of <u>any</u> CRTC register cause the extended CRTC bits of <u>all</u> registers to be reset, so in order to load extended values into these registers, the VGA portions of all CRTC registers must be loaded first. Writing any VGA CRTC register (assumed to be a mode-switch) also disables cursor enable and motion video enable.

15.5.1. CRTC index

Use this register to specify the register accessed with the next read or write to address 3D5.



15.5.2. Horizontal total

Use this register to specify the number of character clocks per horizontal period.

Note that writing to this register automatically resets the following other register bits unless you set the Extended CRTC autoreset register to disable the autoreset feature. Refer to "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.

Registers reset by	Registers reset by writing 3D5.00, "Horizontal total."						
3D5.19 [7:0] "Horizontal interlaced start," on page 181.							
3D5.1A [7:0]	"Vertical extended overflow," on page 181.						
3D5.1B [7:0]	"Horizontal overflow," on page 182.						
3D5.1C [7:0]	"Serial overflow," on page 182.						
3D5.1D [7:0]	"Character clock adjust," on page 183.						
M080 [6:0]	"Serial control," on page 221.						
M082 [0]	"vWindow group 0 control," on page 205.						
M092 [0]	"vWindow group 1 control," on page 211.						
M0C0 [9:0]	"Page offset," on page 222.						
M0D2 [16]	"Monitor interlace control," on page 232.						

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

138

Copyright ©1997 Alliance Semiconductor; All rights reserved



ProMotion-AT3D Tech Manual


Registers reset by	Registers reset by writing 3D5.00, "Horizontal total."							
M0E0 [7:0]	"Color correction," on page 253.							
M0E4 [3:0]	"DAC control," on page 254							
M140 [1:0]	"Hardware cursor control," on page 237.							



Note that unlike most other CRTC registers, where the actual value is "less 1," this register is "less 5." For example, a horizontal period of 128_{10} character clocks would be coded as FBh.

Read/write: r/w				Address:		3D5h		
Default:	Undefined.			Address index:				
7	6	5	4	3	2	1	0	
			horizon	ıtal total				
Bits	Descrip	tion						
[7:0]		ontal total [7:0 ontal overflov			ntal total [8] i	s stored in 3D	5.1B[0]. See	








15.5.3. Horizontal display enable end

Use this register to specify the number of character clocks during horizontal display time.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write: Default:		r∕w Undefined.		Address: Address index:		3D5h 01h				
7	6	5	4	3	2	1	0			
			horizontal dis	play enable end						
Bits	Bits Description									
[7:0]				0] of [8:0], le zontal overflo			able end [8]			





Document ID 11-50002 Rev. **-06. Printed 6/25/97.

 \oplus



ProMotion-AT3D Tech Manual

15.5.4. Horizontal blank start

Use this register to specify the character clock where horizontal blanking begins.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write: Default:		r/w Undefined.			Address: Address index:					
7	6	5	4	3	2	1	0			
			horizontal	blank start						
Bits	Bits Description									
[7:0] Horizontal blank start [7:0] of [8:0], less 1. Horizontal blank start [8] is stored in										

3D5.1B[2]. See "Horizontal overflow," on page 182.




Figure 15.5.4 Horizontal blank start



Preliminary / Proprietary and Confidential


15.5.5. Horizontal blank end

Use this register to determine display enable skew and to specify the width of the horizontal blanking period, in character clocks.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write: Default:	r/w Undefined.			Address: Address index:		3D5h 03h				
7	6	5	4	3	2	1	0			
	horizontal disp	horizontal display enable skew			horizontal blank end					
Bits	Descript	tion								
[4:0]	Horizo	ntal blank end	L 3 L	0], less 1. Ho e end," on pag		end [5] is st	ored in			
	🗊 Sta	🕼 Standard VGA and ProMotion use only the low order bits [5:0].								
[6:5]		1 /		his field delays to 3 character		· · · ·	/ 0			








ProMotion-AT3D Tech Manual

15.5.6. Horizontal retrace start


Use this register to specify the character clock at which HSYNC goes active.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write: Default:		r/w Undefined.		Address: Address index	х:	3D5h 04h			
7	6	5	4	3	2	1	0		
			horizontal	retrace start	•		•		
Bits	ts Description								
[7:0]	Horizo	Horizontal retrace start [7:0] of [8:0], less 1. Horizontal retrace start [8] is stored in							



3D5.1B[3]. See "Horizontal overflow," on page 182.






15.5.7. Horizontal retrace end

Use this register to specify the end of the HSYNC pulse, in character clocks.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write: Default:		r/w Undefined.		Address: Address index	3D5h 05h				
7	6	5	4	3	2	1	0		
horiz. blank end	horizontal 1	horizontal retrace skew horizontal retrace end							
D:4-	Descript		- 						
Bits	Descript	шоп							
[4:0]	Horizo	ntal retrace er	nd.						
	🗊 Sta	indard VGA ai	nd ProMotion	use only the	low order bit	s [5:0].			
[6:5]	Horizo	ntal retrace sk	ew, in charac	ter clocks. Thi	s bit delays t	he retrace pu	lse.		
[7]	Horizo	Horizontal blank end [5] of [5:0]. See "Horizontal blank end," on page 142.							







15.5.8. Vertical total

Use this register to specify the number of scan lines per screen frame. This includes visible and non-visble lines.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.



Note that this value is "less 2."





Figure 15.5.8 Vertical total





Preliminary / Proprietary and Confidential

15.5.9. Vertical overflow

This register contains extended bits for other registers.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write: Default:		r∕w Undefined.		Address: Address index	3D5h 07h			
7	6	5	4	3	2	1	0	
vertical retrace start	vertical display enable end	vertical total	line compare	vertical blank start	vertical retrace start	vertical display enable end	vertical total	
Bits	Descrip				145			
[0] [1]		Vertical total [8] of [10:0]. See "Vertical total," on page 145. Vertical display enable end [9] of [10:0]. See "Vertical display enable end," on page 154.						
[2]	Vertical	retrace start	[8] of [10:0]	. See "Vertical	retrace start,'	' on page 152		
[3]	Vertical	l blank start [8] of [10:0].	See "Vertical b	olank start," o	n page 157.		
[4]	Line co	mpare [8] of	[10:0]. See "	Line compare	e," on page 16	0.		
[5]	Vertical	l total [9] of [[10:0]. See "V	ertical total,"	on page 145.			
[6]	Vertical display enable end [8] of [10:0]. See "Vertical display enable end," on page 154.							
[7]	Vertical retrace start [9] of [10:0]. See "Vertical retrace start," on page 152.							

15.5.10. Preset row scan

This register is relevant only in text modes.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.


Read/write: Default:		r/w Undefined.		Address: Address index:			
7	6	5	4	3	2	1	0
	byte p	anning	preset row scan				



ProMotion-AT3D Tech Manual

Bits	Description
[4:0]	Preset row scan. Selects the scan line in the first character row corresponding to the top of the visible screen. This is useful for smooth scrolling, where a partial character row must be displayed at the top and bottom of the screen.
[6:5]	Byte panning, in bytes. Pans 0–3 characters in text modes (not intended for graphics modes).





15.5.11. Maximum scan line

Use this register to specify the number of scan lines in a character row. This register also contains overflow bits.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write:	r/w	Address:	3D5h	
Default:	Undefined.	Address index:	09h	

7	6	5	4	3	2	1	0	
double scan	line compare	vertical blank start	maximum scan lines					
Bits Description								
[4:0]	Maxim	um scan lines	, less one.					
[5]	Vertical	blank start [9	9] of [10:0].	See "Vertical b	olank start," o	n page 157.		
[6]	Line co	mpare [9] of	[10:0]. See "	Line compare	," on page 16	0.		
[7]	Double scan.							
	1 = 0 = 0	enabl disabl						

Preliminary / Proprietary and Confidential






Diagram elements not to scale.

15.5.12. Block cursor start


Use this register to specify the scan line within a character for the top edge of the block cursor, or to disable the cursor.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved

 \oplus








Diagram elements not to scale.

15.5.13. Block cursor end


Use this register to specify the scan line within a character for the lower edge of the block cursor, and the horizontal offset of the cursor from the current character position. These bits are relevant only in text modes.

 \oplus


Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Copyright @1997 Alliance Semiconductor; All rights reserved

 \oplus








15.5.14. Serial start address


Use this register to specify the location in memory at which data representing the first pixel to be displayed begins. This register is usually 0.

This may be used to create split screens in conjunction with 3D5.18, "Line compare," on page 160. Serial start address is always used for the first line of the display even if Line compare is 0.



[15:0]	Serial start address [15:0] of [19:0] in doublewords (4 bytes). Serial start address
	[19:16] are stored in 3D5.1C[3:0], "Serial overflow," on page 182.





15.5.15. Block cursor location

Use this register to specify the location in display memory of the character over which the block cursor is positioned. This register is relevant only in text modes; one specifies a graphics cursor in terms of screen coordinates.



Preliminary / Proprietary and Confidential

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/ Defaul			r/w Undefined.			Address: Address index:			3D5h OE–OFh						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
						b	lock curs	or locatio	on						_
Bits]	Descrip	tion											-
[15:0]]		Block cursor location, in character attribute pairs, where each character is compr two bytes: character byte and attribute byte.						ompris	se					


15.5.16. Vertical retrace start

Use this register to specify the scan line at which the VSYNC becomes active.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write: Default:		r/w Undefined.		Address: Address index		3D5h 10h		
7	6	5	4	3	2	1	0	
·			vertical r	etrace start				
Bits	Descript	tion						
[7:0]	3D5.7[2], "Vertical o	overflow," on	0], less 1. Vert page 146. Ver page 146. Ver	tical retrace	start [9] is sto	ored in	

3D5.1A[3], "Vertical extended overflow," on page 181.



15.5.17. Vertical retrace end

Use this register to determine the scan line at which VSYNC becomes inactive, and to specify other CRTC parameters.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write: Default:	r/w Oh			Address: Address index	::	3D5h 11h			
7	6	5	4	3	2	1	0		
lock CRTC		disable v interrupt	clear v interrupt	errupt vertical retrace end					
Bits	Descript	ion							
[3:0]	Vertical	retrace end,	less 1.						
	🕼 Sta	ndard VGA a	nd ProMotion	use only the	low order bit	s [3:0].			
[4]	Clear ve	ertical interru	ıpt.						
	1 = normal vertical retrace. 0 = clear vertical retrace interrupt.								

_

Preliminary / Proprietary and Confidential

Bits	Description
[5]	Disable vertical interrupt.
	1 = disable interrupt when vertical retrace begins.
	0 = normal retrace.
[6]	Reserved.
[7]	Lock other CRTC registers.
	1 = locked.
	0 = unlocked.
	This setting locks 3D5.0–3D5.7 except for 3D5.7[4], "Vertical overflow," on page 146.
	This bit is overridden by 0C8-0C9, "VGA override," on page 226.




Figure 15.5.17 Vertical retrace end

15.5.18. Vertical display enable end


Use this register to specify the scan line at which the display ends.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.


Read/write:	r/w	Address:	3D5h	
Default:	Undefined.	Address index:	12h	

154

Copyright ©1997 Alliance Semiconductor; All rights reserved







15.5.19. Serial offset


Use this register to specify the offset in display memory from pixel row n to pixel row n+1. This is normally set to the width of the display, but may be set to a larger value.


Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write: Default:		r/w Undefined.		Address: Address index	:	3D5h 13h	
7	6	5	4	3	2	1	
			serio	ıl offset			

Preliminary / Proprietary and Confidential

Bits	Description
[7:0]	Serial offset [7:0] of [11:0]. Serial offset [11:8] are stored in 3D5.1C[7:4], "Serial overflow," on page 182.





15.5.20. Underline location/dword mode

Use bit [6] of this register in conjunction with 3D5.17[6], "CRTC mode control register," on page 159, to control byte or doubleword addressing. Use bits [4:0] of this register to specify the scan line within a character where the underline appears.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

	Read/write: Default:		r/w Undefined.		Address: Address index		3D5h 14h	
	7	6	5	4	3	2	1	0
		doubleword mode				underline locatior	l	
t ID 11-50002	Rev. **-06. Printed (5/25/97.		156		Copyright ©1997	Alliance Semiconduct	or; All rights reserved



 Bits
 Description

 [4:0]
 Underline location.


 [5]
 Reserved.

 [6]
 Doubleword mode.

 1 =
 CRTC display memory addresses incremented by 4.

 0 =
 CRTC display memory addresses incremented by 1 or 2, as set by 3D5.17[6], "CRTC mode control register," on page 159.

Figure 15.5.20 Underline location



15.5.21. Vertical blank start

Use this register to specify the scan line at which blank begins.



Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write: Default:		r/w Undefined.		Address: Address index	K:	3D5h 15h	
-	6	5	4	3	2	1	0


Copyright ©1997 Alliance Semiconductor; All rights reserved



Preliminary / Proprietary and Confidential

Bits	Description
[7:0]	Vertical blank start [7:0] of [10:0], less 1. Vertical blank start [8] is stored in 3D5.7[3], "Vertical overflow," on page 146. Vertical blank start [9] is stored in 3D5.9[5], "Maximum scan line," on page 147. Vertical blank start [10] is stored in 3D5.1A[2], "Vertical extended overflow," on page 181.

Figure 15.5.21 Vertical blank start




15.5.22. Vertical blank end

Use this register to specify the scan line at which blank ends.

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write: Default:		r/w Undefined.		Address: Address index	с	3D5h 16h					
7	6	5	4	3	2	1	0				
	vertical blank end										






Figure 15.5.22 Vertical blank end

15.5.23. CRTC mode control register

Any write to this register resets bit [0] of "vWindow group 0 control," on page 205, and "vWindow group 1 control," on page 211.

Read/write: Default:	ite: r/w Oh					3D5h 17h	
7	6	5	4	3	2	1	0
sync reset	byte mode	address wrap			horizontal retrace start		CGA compatibility



Preliminary / Proprietary and Confidential

Bits	Description						
[0]	Compatibility mode.						
	1 =	CGA compatibility disabled.					
	0 =	CGA compatibility mode.					
[1]	Reserved.						
[2]	Horizontal	retrace select.					
	1 =	scan line clocked as HSYNC/2.					
	0 =	scan line clocked as HSYNC.					
	This operat	ion is intended for VGA very high resolution modes.					
[4:3]	Reserved.						
[5]	Address wr	rap. Ignored if 3C5.17[6] is set to 1.					
	1 =	address wraps around bit 16 of the CRTC address counter.					
	0 =	address wraps around bit 14 of the CRTC address counter.					
[6]	Byte mode						
	1 =	CRTC display memory addresses incremented by 2.					
	0 =	CRTC display memory addresses incremented by 1.					
	This registe	er is relevant only if 3D5.14[6] = 0. Refer to "Underline location/dword					
	mode," on	page 156.					
[7]	Sync reset.						
	1 =	HSYNC and VSYNC disabled.					
	0 =	HSYNC and VSYNC enabled.					

15.5.24. Line compare

Use this register to implement a VGA split screen. This register specifies the scan line at which the split screen occurs.

Read/write: Default:		r/w Undefined.		Address: Address index:			
7	6	5	4	3	2	1	0
			line c	ompare			
Bits	Descrip	tion					
[7:0]			L 1	-	pare [8] is stor		4], "Vertical

1	and the first of the state of the first state of the first state of the state of th
	overflow," on page 146. Line compare [9] is stored in 3D5.9[6], "Maximum scan
	line," on page 147. Line compare [10] is stored in 3D5.1A[4], "Vertical extended
	overflow," on page 181.

¢

 \oplus



15.5.25. Readback latch data

Use this register to read the graphics controller data latch selected with 3CF.04[1:0], "Read map select," on page 134.

r Undefined.		Address: Indefined. Address index:		:	22h						
6	5	4	3	2	1	0					
readback latch data											
Descripti	ion										
Readbac	ck latch data.										
	Descript	6 5 Description Readback latch data.	readback	readback latch data Description	readback latch data Description	readback latch data Description					

15.5.26. Attribute index data

This read-only register returns attribute controller information.

Read/write: Default:		r Undefined.		Address: Address index		3D5h 24h, 26h	
7	6	5	4	3	2	1	0
index/data		enable palette			attribute index	•	
Bits	Descrip		:- 4]	- 200 4 "It	''	110	
[4:0] [5]	Attribute index. This is the same as 3C0.4, "Index," on page 119. Enable palette.						
	1 = 0 = 0	enabl palett	ed. e disabled.				
[7]	Index/	data flip-flop.					
	1 = 0 = 0	data. index					



15.6 VGA palette RAM registers

VGA Port Address	Register Name
3C6	Palette RAM pel mask.
3C7 (write)	Palette RAM read address.
3C7 (read)	Palette RAM state
3C8	Palette RAM write address.
3C9	Palette RAM port.

Three consecutive byte writes to 3C9 are required in order to load one entry in the palette RAM. Bytes are written in the following order: red, green, blue. Access to another palette RAM port before all three writes have taken place interrupts the sequence and causes the previous writes to be lost. Successful completion of the sequence of three writes increments the index. Register bit M0E0[5], of "Color correction," on page 253, selects whether the read/write goes to the primary or secondary palette RAM.




Figure 15.6.1 Palette RAM registers



15.6.2. Palette RAM pel mask

A write to this address specifies a mask which is ANDed with all pixel addresses to be translated by the palette RAM.

Read/write: Default:		r/w Undefined.		Address: Address index	:	3C6h -				
7	6	5	4	3	2	1	0			
			palette RAN	A pixel mask						
Bits Description										
[7:0]	Palette	RAM pixel ma	ask.							

15.6.3. Palette RAM state/read address

Write to 3C7 to set the palette RAM read pointer. Read from 3C7 to obtain the palette RAM read/write status.



Note that this port does not return the value written to it.

Read/write: Default:		r∕w Undefined.		Address: Address index		3C7h -				
		_					1 .			
7	6	5	4	3	2	1	0			
		I	oalette RAM read	address (WRITE)					
Bits	Descrip	tion (write)								
[7:0]	Palette	RAM read add	dress.							
7	6	5	4	3	2	1	0			
						palette RAM	I state (READ)			
<u> </u>			1							
Bits	Descrip	tion (read)								
[1:0]	Palette	RAM state.								
	11 =			er 3C8 (last pale		,	,			
	00 =	3C8 v	was written afte	er 3C7 (last pale	tte access was	most likely a w	rite).			



15.6.4. Palette RAM write address

Use this register to set the palette RAM write pointer.

Read/write: Default:		r/w Undefined.			K:	3C8h -			
7	6	5	4	3	2	1	0		
			palette RAM	write address					
Bits	Descrip	tion							
[7:0]	Palette	RAM write ad	ldress.						

15.6.5. Palette RAM data

Use this port to load the palette RAM, three bytes at a time.

Three writes to this port causes the three bytes written to be loaded into palette RAM at the address specified by 3C8. Values are not transferred to the lookup table until after the third (blue) value is written here. The palette RAM write address at 3C8 is incremented after the third write occurs.

Three reads from this register return the red, green, and blue values from the palette RAM location specified in the palette RAM read address. The palette RAM read address at 3C7 is incremented after the third write occurs, but it cannot be read.



Note that writes to 3C8h or 3C7h reset the next read/write pointer to red.

Read/write: Default:		r/w Undefined.		Address: Address index		3C9h			
				Address Index		-			
7	6	5	4	3	2	1	0		
			palette F	AM data					
Bits Description									
[7:0]	Palette	RAM data.							



15.6.6. Primary palette registers 0-255

Use these registers to define colors to be displayed for 8-bit and 4-bit pixels on the desktop. The 9-bit index consists of Host palette select, bit [5] of M0E0, "Color correction," on page 253, followed by the 8-bit palette RAM read/write address 3C7/3C8.



Note that three consecutive 8-bit values (in order red/green/blue) are wrtiten to each 24-bit palette RAM location.

Read/write:	r/w	Address:	3C9h
Default:	Undefined.	Address index:	000–0FFh

	re	-		8 17 16 15 14 13 12 11 10 9 8 7 6 5							5	4	3	2	1	0					
red								gr	een							bl	ue				
	Description																				
	Blue value.																				
		Gre	een v	alue																	
		Red	d val	ue.																	
			Blu Gre	Blue va Green v		Blue value. Green value.															

15.6.7. Secondary palette registers 0-31



Although the secondary palette is not standard VGA, it is included with VGA registers for convenience.

Use these registers to load the secondary palette into RAM. The secondary palette is used typically for gamma correction for the vWindow. The 9-bit index consists of Host palette select, bit [5] of M0E0, "Color correction," on page 253, followed by the 8-bit palette RAM read/ write address 3C7/3C8.

The five high-order bits of each color of each RGB pixel determine corrected color. These high-order bits function as the index (0-31) into three 8-bit-wide lookup tables. The low-order bits of the uncorrected color are ignored.




Figure 15.6.7 Secondary palette color correction

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
red						green					blue												
Bits			Description																				
[7:0)]		Blue value.																				
[15	:8]			Gre	een v	alue																	
[23	:16]			Ree	d val	ue.																	

Address index:

Undefined.

Default:

100 - 11 Fh

Preliminary / Proprietary and Confidential



16. Extended register descriptions

To prevent unexpected operation, all reserved register bits should be written with 0s and masked off if read back. Future compatability is jeopardized if this procedure is not followed.

16.1 Extended setup registers

Writes to ProMotion registers M000–17Fh pass through command FIFO. Writes to ProMotion registers M180–1FFh do not pass through command FIFO.

16.1.1. Unlock extended registers

Use this simulated register to unlock ProMotion extended (non-VGA) I/O registers. ProMotion memory mapped registers are locked using 3C5.1B, "Remap control," on page 168.

Read/write:		W		Address:	3C5h			
Default:		Oh		Address inde	x:	10h		
7	6	5	4	3	2	1	0	
I			unlock exter	nded registers	1			
Bits	Descript	ion						
[7:0]	0	12h, (1010) e registers.	b) unlocks th	e ProMotion I	I/O registers.	Writing any	other value	
	00001	010 = ProMoti	ion I/O register	rs unlocked.				

16.1.2. Chip ID



Driver developers should use M188, "PCI revision ID," on page 246, for chip ID and revision level, or use BIOS calls. Refer to "ProMotion stepping information," on page 316 for more information on chip revision identification.

Read/write	•	r		Addro	ess:	30	C5h	
Default:		-		Addro	ess index:	1	1—19h	
71:64	63:56	55:48	47:40	39:32	31:24	23:16	15:8	7:0
			ASCII string				fab code	revision ID

167



Preliminary / Proprietary and Confidential

Bits	Description
[71:16]	ASCII string "PRO643D"
[15:8]	Fab code (implementation dependent).
[7:0]	Revision ID (implementation dependent).

16.1.3. Flat model base address

Use this register to specify the location of display memory within host memory space. This register is used in conjunction with 3C5.1C[0] "Flat model control," on page 169.



Because this register changes the access aperture to display memory and/or comand FIFO, Alliance recommends drivers perform a dummy read to a location independent of the aperture immediately after writing this register to ensure the command FIFO is flushed before the next command.

Read/write: Default:	r/w Oh			Address: Address index:			3C5h 1Ah		
7	6	5	4	3	2	1	0		
l l			flat model	base address		1			
Bits	Descript	tion							
[7:0]	Flat model base address.								
	This value is specified in megabytes, and must be aligned to the aperture. For instance,								

16.1.4. Remap control

Use this register to map ProMotion extended registers and ProMotion host BLT port. Refer to "Host BLT read/write," on page 88.

if the aperture is 2MB, the flat model base address may be set to 2, 4, 6, etc.



Because this register changes the access aperture to display memory and/or comand FIFO, Alliance recommends drivers perform a dummy read to a location independent of the aperture immediately after writing this register to ensure the command FIFO is flushed before the next command.

The remap ProMotion registers field [2:0] controls mapping of the ProMotion extended registers. When set to 000h, the ProMotion extended registers are mapped out (i.e.: locked) and cannot be accessed, but any values previously loaded in those registers remain valid and control their respective functions.

The remap host BLT port field [5:3] maps the ProMotion host BLT port into the host memory space. It works in a manner analogous to the remap ProMotion registers field.



Though the two fields may be set independently, it should be noted that the VGA display memory must be mapped into a region different from both ProMotion extended registers and the ProMotion host BLT port, using 3CE–F.6, therefore it is usually advisable to set the two fields in tandem.

Read/write:		r/w		Address:		3C5h			
Default:		Oh		Address index:			1 Bh		
7	6	5	4	3	2	1	0		
		remap host BLT port			remo	ıp ProMotion reg	isters		
Bits	Descrip	tion							

[5:3]	Remap host	Remap host BLT port.					
	100 =	Last 32K of flat space less final 2K					
	011 =	B900:0 - BFFF:F.					
	010 =	B100:0 - B7FF:F.					
	001 =	A100:0 - A7FF:F.					
	000 =	mapped out.					
[2:0]	Remap ProM	Remap ProMotion registers.					
	100 =	Last 2K of flat space.					
	011 =	B800:0 - B87F:F.					
	010 =	B000:0 - B07F:F.					
	001 =	A000:0 - A07F:F.					
	000 =	mapped out.					
	When set to	When set to 001b, 010b, or 011b, the ProMotion extended registers are mapped into					
	the first 256	the first 256 bytes at A000:0, B000:0, or B800:0 respectively. For example, the register					
	at ProMotior	at ProMotion offset 030 may be mapped into A000:30. In any of these three cases, the					
		software MUST assure that the standard VGA display memory aperture (specified in					
		the VGA Graphics Controller at port 3CE–F index 6) is set to a different aperture than					
		the ProMotion registers.					
		When set to 100b, the ProMotion extended registers are mapped into the last 2K of the					
	flat model ac	flat model address space. In order to use this setting, the flat model address space must					
	be defined, a	lthough the actual display memory does not have to be mapped into it. If					
	1 11 16 1						

be defined, although the actual display memory does not have to be mapped into it. If the Flat Model Aperture is set to the actual display memory size, the ProMotion extended registers overlap the last 2K of display memory, preventing its access for host read or write. Alternatively, the driver may set the aperture to a size larger than the actual display memory, effectively overlapping the extended register space with an empty region.


16.1.5. Flat model control

Use this register to control flat model access, VGA memory, and I/O access.

Because this register changes the access aperture to display memory and/or comand FIFO, Alliance recommends drivers perform a dummy read to a location independent of the aperture immediately after writing this register to ensure the command FIFO is flushed before the next command.

Read/write: Default:	r/w Oh			Address: Address index:		3C5h 1Ch	
7	6	5	4	3	2	1	0
		simultaneous access	VGA aperture addressing	disable VGA memory access	flat mode	l aperture	flat model access
Bits	Descri	ption					
[0]	Flat m	odel access.					
	field sj the dis also m	pecifies the siz play memory, apped into the	e of the flat n though it ma e flat model sj	e flat model ac nodel region. I y be larger if tl pace. The bottc play memory, a	should gene ne ProMotion m of the flat	erally be the n extended r model regi	e same size as registers are on always
[2:1]	Flat model aperture.						
	11 = 10 = 01 = 00 = 00 = 00 = 00 = 00 =	8MB. 4MB. 2MB. 1MB.					
[3]	VGA 1	nemory access	3.				
		disab enabl bit is set, acces) is disabled.	.ed.	nemory throug	h the VGA a	ddress space	es (A000:0-
[4]	VGA aperture addressing.						
	1 = 0 = 0	addre	esses within the	thin VGA apertur VGA aperture ma y VGA register "1	y undergo mo		
[5]	Simultaneous linear/drawing engine access.						
	engine drawir	e is active. Oth ng engine com	led. Ir accesses to erwise, all ho pletes.	display memor st access to dis	play memory	is queued t	until the
	exclus		/ memory loc	oftware can gu ations that are ls.			1

 \oplus



16.1.6. Alternate access space pointer/decode registers

Display Memory

Any memory mapped ProMotion register may be accessed alternately through I/O space using the alternate access space pointer and decode registers. The pointer register 3C5.1D stores PMPOINTER, the memory offset of the memory mapped register to be accessed, shifted right by 2 bits. The decode register 3C5.1E stores PMDECODE, a 16-bit I/O byte address which must be a multiple of 4 bytes.

Host Memory

ProMotion decodes any of four I/O addresses defined by PMDECODE, PMDECODE+1, PMDECODE+2, and PMDECODE+3.

- an 8-bit read or write to the I/O port PMDECODE + n accesses the memory mapped byte register at (PMPOINTER<<2)+n, for n = 0, 1, 2, 3.</p>
- a 16-bit read or write to I/O port PMDECODE + n accesses the memory mapped word register at (PMPOINTER<<2)+n, for n = 0, 2.</p>
- ✤ a 32-bit read or write to I/O port PMDECODE accesses the memory mapped dword register at (PMPOINTER<<2).</p>



Normally ProMotion VGA BIOS sets PMDECODE at boot time. Since Plug and Play motherboard BIOS allocates this I/O address, PMDECODE should remain unchanged after initialization, while PMPOINTER is normally changed as required to access different registers.



Although ProMotion defines extended registers in terms of byte addresses, the Alternate access space register is in terms of dword addresses. Therefore to write the cursor control register at 0x140, load 0x140 shifted right by two bits, i.e.0x150, into PMPOINTER. Don't load the byte PMPOINTER into this field, instead load all but the two low-order bits of it.

16.1.6.1 Alternate access space pointer LOW

Read/write:		r/w		Address:		3C5h		
Default:		Undefined.		Address index	:	1Dh		
7	6	5	4	3	2	1	0	
			PMPOIN	TER [9:2]				



Preliminary / Proprietary and Confidential

Bits	Description
[7:0]	PMPOINTER LOW. Bits [9:2] of memory mapped register offset. High bits [17:10] of this field are contained in 3C5.28, "Alternate access space pointer HIGH," described on page 177

16.1.6.2 Alternate access space decode

Read/write: Default:		r/w Oh.		Address: Address index		3C5h 1E–1Fh	
7	6	5	4	3	2	1	0
		PMDE	CODE			must be 0	ymust be 0
Bits	Descrip	tion					
[15:0]	PMDEC	CODE.					
	Low	order bits [1:	:0] must be 0	0b.			

The following sample code reads and writes a memory mapped register using alternate access space.

```
; ------
; Procedure: ReadIOMappedReg
; Desc: Read an extended register by means of the IO-mapped facility.
        size of the transfer is one byte.
; Input: register offset in units of bytes, in BX
; Output: byte value in AL
; -
   public ReadIOMappedReg
ReadIOMappedReg proc
                     near
     push bx
     push cx
     push dx
           dx, 3C4h
                                ;write aligned offset to register 3C5.1Dh
     mov
           al, 1Dh
     mov
     out
           dx, al
     inc
           dx
           ax, bx
     mov
     mov
           cl, 2
           ax, cl
     shr
     out
           dx, al
     call ReadIoMapPort
                                 ;get base port address of register space
     and
           bx, 03h
                                 ;add the aligned offset
     add
           dx, bx
     in
           al, dx
     pop
           dx
     рор
           сx
     рор
           bx
      ret
ReadIOMappedReg endp
```

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

172

¢

Preliminary / Proprietary and Confidential

```
;-----
; Procedure: WriteIOMappedReg
; Desc: Write an extended register by means of the IO-Mapped facility.
           size of the transfer is one byte.
;
; Input: register offset in units of bytes, in BX
     byte value in AL
; -
   public WriteIOMappedReg
WriteIOMappedReg proc
                       near
     push ax
     push bx
     push cx
     push dx
     mov
          ch, al
                                ;save AL in CH
          dx, 3C4h
                                ;write aligned offset to index register
     mov
     mov
          al, 1Dh
     out
          dx, al
     inc
          dx
          ax, bx
     mov
          cl, 2
     mov
     shr
          ax, cl
     out
          dx, al
     call ReadIoMapPort
                               ;get the base port address of register space
         bx, 03h
     and
     add
          dx, bx
     mov
          al, ch
     out
          dx, al
     pop
           dx
     pop
           сx
     pop
           bx
     pop
           ax
     ret
WriteIOMappedReg endp
;-----
; Procedure : ReadIoMapPort
; Desc: Read values of PMDECODE registers
; Input: Nothing
; Output: DH - 3C5.1F
     DL - 3C5.1E
;
;--
   _____
   public ReadIoMapPort
ReadIoMapPort proc
                     near
     push ax
     push bx
     mov dx, 3C4h
                               ;read 3C5.1Eh
          al, 1Eh
     mov
     out dx, al
     inc
          dx
          al, dx
     in
          bl, al
                               ;save in BL
     mov
                                ;read 3C5.1Fh
     dec
          dx
          al, 1Fh
     mov
     out
          dx, al
     inc
          dx
     in
           al, dx
     mov
           dh, al
     mov
          dl, bl
```

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

173

 \oplus

ProMotion-AT3D Tech Manual



16.1.7. Scratchpad

Use this register for temporary storage. This storage area has no on-chip function.



ProMotion-3210 has one 32-bit scratchpad register in memory space. ProMotion-6410/6422 have four 8-bit scratchpad registers in I/O space. ProMotion-AT3D/AT24 have eight 8-bit scratchpad registers in I/O space.

Read/write:	r/w	Address:	3C5h
Default:	Undefined.	Address index:	20-27h

63:8	7:0
scratchpad	scratchpad, GPIO
	cnf 0-7

Bits Description [63:0] Scratchpad register. Default 3C5.20[7:0] = configuration straps MD[7:0], general purpose I/O.

General purpose I/O may be implemented for stereo glasses, DDC, VMI video/audio/MPEG hardware, and other devices.

16.1.7.1 Sample source code to identify ProMotion controller for scratchpad register use

ProMotion driver software which depends on scratchpad registers and is intended for both the ProMotion-3210 as well as later versions should verify the chip using a routine such as the following sample code.

```
;------
; Procedure: ReadScratch
; Desc: Read scratch register
; In: bx has index of scratch reg., = 0,1,2, ... 7.
; Out: read value in ax.
: -
   public ReadScratch
ReadScratch proc
                    near
ifdef 3210
                                 ; true if code must support 3210
      call DetectIomappedScratch
      jnc
           RSMemmapped
endif
      add
           bx, 20h
```

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

```
Preliminary / Proprietary and Confidential
                                                                    ProMotion-AT3D Tech Manual
                  call
                         GetSequencerReg
                  jmp
                       RSEnd
            RSMemmapped:
                  add
                         bx, 0F0h
                  call
                         GetExtdReg
            RSEnd:
                 ret
            ReadScratch endp
            ;-
            ; Procedure : DetectIomappedScratch
            ; Desc : Determine if scratch regs are I/O mapped in this chip.
            ; In : None.
            ; Out : Sets carry if IOmapped, clears carry otherwise.
            ; Regs : All registers preserved
            ;----
               public DetectIomappedScratch
           DetectIomappedScratch proc near
                 push ax
                 push bx
                 clc
                       bx, SCRATCHPD_IO_3
                 mov
                 call GetSequencerReg
                 push ax
                                             ; save value to restore later.
                                             ; try writing the reg.
                       al,0AAh
                 mov
                 call SetSequencerReg
                 mov
                       al,0h
                 call GetSequencerReg
                  cmp
                       al,0AAh
                  jne
                       DISNotDec
                  stc
                                             ; Reg. does exist.
                  jmp
                       DISDone
           DISNotDec:
                 clc
            DISDone:
                  ; restore scratch reg.
                 pop ax
                 call SetSequencerReg
                       bx
                 pop
                 pop
                       ax
                 ret
           DetectIomappedScratch endp
            :-----
            ; Procedure: GetSequencerReg
            ; Description: Read Sequencer Register
            ; Input: BL - index
; Output: AL - data
               public GetSequencerReg
            GetSequencerReg proc
                                    near
                 push cx
                 push dx
                  mov
                       dx, 3C4h
                  in
                       al, dx
                       cl, al
                                             ; save original index
                 mov
                 mov
                       al, bl
                  out
                       dx, al
                  inc
                       dx
                       al, dx
                  in
```

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

175

Copyright ©1997 Alliance Semiconductor; All rights reserved

¢


```
Y
ProMotion-AT3D Tech Manual
                                                           Preliminary / Proprietary and Confidential
                 mov
                       ch, al
                                             ; save data in CH
                 mov
                       al, cl
                                             ; Restore index.
                  dec
                       dx
                  out
                       dx, al
                 mov
                       al, ch
                                             ; restore data
                      dx
                 рор
                 рор
                       сx
                 ret
           GetSequencerReg endp
              _____
            ; -
            ; Procedure : GetExtdReg
            ; Desc : Returns an Extended Configuration Register
            ; Input: BX[13:0] = extended register address
                    BX[15:14] = byte(00)/word(01)/dword(10)
            ; Output:
            ; Note: AX, BX are used
                   - - - -
            ;----
               public GetExtdReg
           GetExtdReg proc near
                 PUSHR ds, es, cx, dx
                ; Enable memory-mapped registers to read configuration registers
                 mov
                         dx, XR_BASE_REG; dx = 3c4
                 in
                          al, dx
                                             ; Read current value of index
                 mov
                          es, ax
                                             ; save it
                          al, 1Ch
                 mov
                 out
                          dx, al
                                             ; Set to index 1ch
                 in
                          ax, dx
                                             ; Read current value
                 mov
                          cl, ah
                                             ; Save value in cl
                  or
                          ah, XR_VGADIS_BIT ; Disable VGA access to A000-BFFF
                 out
                         dx, ax
                 mov
                          dx, bx
                                             ; Save extended memory address
                 and
                         bh, 3fh
                                             ; Clear upper two bits
                 call ReadIOMappedReg
                  test
                          dh, 0c0h
                                             ; Upper bits: 00=byte, 01=word, 10=dword
                 jz
                          GERDone
                  inc
                          bx
                 xchg
                          ah, al
                       ReadIOMappedReg
                 call
                 xchg
                         ah, al
                  test
                          dh, 080h
                                             ; Upper bits: 00=byte, 01=word, 10=dword
                         GERDone
                 jz
                 push
                          ax
                 inc
                         bx
                 call ReadIOMappedReg
                 xchg
                          ah, al
                 inc
                         bx
                 call ReadIOMappedReg
                 xchg
                         ah, al
                 рор
                         ax
           GERDone:
                 push
                          ax
                 mov
                          dx, XR_BASE_REG
                                             ; dx = 3c4
                 mov
                          al, 1Ch
                 mov
                          ah, cl
                                             ; Restore value
                 out
                          dx, ax
                 mov
                          ax, es
                                             ; Restore prev. value of index.
```

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

176

Copyright ©1997 Alliance Semiconductor; All rights reserved

 \oplus



16.1.8. Alternate access space pointer HIGH

Refer to "Alternate access space pointer LOW," on page 171, for a discussion of PMPOINTER.

Read/write: Default:		r/w Undefined.		Memory offs Address index		3C5 28	
7	6	5	4	3	2	1	0
			PMPOINT	ER [17:10]	;		
Bits							
[7:0]		ld are contain	L 3	of memory m), "Alternate ac			L 3

16.1.9. BIOS Paging

Use this register to map a 32K pages of BIOS ROM to a region of host memory.

Read/write: Default:		r/w Undefined.		Memory offs Address inde:		3C5h 30	
7	6	5	4	3	2	1	0
local	BIOS page me	mory mapping			BIOS page		
Bits	Descrip	tion					
[4:0]	BIOS pa	age					
	n = 00000		32K BIOS pag paging disable				

ProMotio	1-AT3D Tech Ma	nual		Preliminary / Proprietary and Confidential
	Bits	Description		
	[6:5]	BIOS page	memory mapping	
		11 =	B800:0-BFFF:F.	
		10 =	B000:0-B7FF:F.	
		01 =	reserved.	
		00 =	A000:0-A7FF:F.	
	[7]	Local		
		1 =	BIOS local to device.	
		0 =	BIOS on motherboard.	

16.1.10. Extended/DAC status

Use this read only register to poll status conditions. Unlike other ProMotion setup registers, this status register is memory mapped. Reads from this register are non-blocking and may execute before the command FIFO has fully drained.

Device drivers MUST poll 1FC and wait until bit [8] is high before writing to the host BLT port. Writing to the host BLT port while 1FC[8] is low may produce unexpected results.

Read/write:			r								Me	emo	ry c	offse	:t:				1 F	C-1	1FF	h			
Default:			Un	def	ined	•					Ad	dres	s in	ıdex	:				-						
31 29 28	27 26	25 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	∞	7	9	5	4	ŝ	7	
Undefined for re see "Abort," de 18	escribed of		3D engine busy	swap pending on tiles	swap completed on desktop	LEFT output	XHREF input	XVREF input	SCL input	SDA input	feature connector	EXSYNC pin	<u>EXPCLK</u> pin	<u>EXVID</u> pin	vertical display active	drawing engine busy	host BLT read	host BLT in progress	signature analyzer busy	DAC threshold blue	DAC threshold green	DAC threshold red	command FIFO	entries	available
				_										-	-										
Bits)escrip																							
Bits [3:0]	C T c a	Descrip Comma 1111 0001 0000 The Co omma vailabl void b	and = fif = or = ze mm and i le th	teer ro e and FIF(n or i ntry ntrie d FII O. If Ost	moi avai es av FO f the is h	re er ilabl vaila enti e ho ield	ntrie e. ble ries ost a off	(con ava atter	mma ilab mpt til t	and de fi s to he l	FIF ielc wi FIF	O fu l ret rite O is	ill). turn mo s no	ns th re 3 lor	ie n 2-l	um pit e r fu	ber entr 11. (ies Dnly	into y dr	o th rive	e F rs t	IFO	tha	n are
	C T c a a a	20mm 1111 = 0001 = 0000 = 'he Co omma vailabl	and = fif = or = ze mm and 1 le th ous 1	teer ro e and FIF(ie h nold	n or : ntry ntrie d FII O. If Ost d off	mor avai es av FO f the is h f du	re er ilabl vaila enti e ho ield	ntrie e. ble ries ost a off	(con ava atter	mma ilab mpt til t	and de fi s to he l	FIF ielc wi FIF	O fu l ret rite O is	ill). turn mo s no	ns th re 3 lor	ie n 2-l	um pit e r fu	ber entr 11. (ies Dnly	into y dr	o th rive	e F rs t	IFO	tha	n are

¢

Copyright @1997 Alliance Semiconductor; All rights reserved

Preliminary / Proprietary and Confidential

ProMotion-AT3D Tech Manual

Bits	Description
[5]	DAC threshold green.
	1 = DAC output exceeds threshold voltage.
	0 = DAC output below threshold.
[6]	DAC threshold blue.
	1 = DAC output exceeds threshold voltage.
	0 = DAC output below threshold.
[7]	Signature analyzer busy.
	1 = Signature analyzer busy.
	0 = Signature analysis complete. Refer to "Signature analyzer overview" on page 301 for a discussion of the signature
	Refer to "Signature analyzer overview," on page 301, for a discussion of the signature analyzer registers.
[8]	Host BLT in progress.
L J	1 = host BLT is in progress.
	0 = host BLT is in progress. 0 = host BLT inactive.
	This bit may be used to indicate a host BLT operation where the host has read or
	written too few dwords.
	Device drivers MUST poll this bit wait until it is high before writing to the host BL
	port. Writing to the host BLT port while 1FC[8] is low may cause unexpected results
[9]	Host BLT read data available.
	1 = host BLT data available to be read by host.
	0 = no host BLT data available to be read.
[10]	Drawing engine busy.
	1 = drawing engine busy/commands pending.
	0 = idle drawing engine/empty command FIFO.
[11]	Vertical display active.
	1 = raster within vertical active region.
	0 = raster not within vertical active region. This bit may be polled for palette animation programs or other programs that require
	frame synchronization or count information.
[12]	Input on EXVID pin. This bit returns the input on the feature connector pin.
	1 = pin high.
	0 = pin low.
[13]	Input on EXPCLK pin. This bit returns the input on the feature connector pin.
	l = pin high.
	0 = pin low.
[14]	Input on EXSYNC pin. This bit returns the input on the feature connector pin.
	1 = pin high.
	0 = pin low.
[15]	Feature connector input [3].
[16]	SDA input. This bit returns the input on the SDA pin.
	1 = pin high.
	0 = pin low.
	This bit is equivalent to 0D0[4]; refer to "DPMS/sync control," on page 232.
[17]	SCL input. This bit returns the input on the SCL pin.
	1 = pin high.
	0 = pin low.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

179

Copyright @1997 Alliance Semiconductor; All rights reserved

 \oplus

\langle	 _

Preliminary / Proprietary and Confidential

Bits	Description
[18]	XVREF input. This bit returns the logic level on the VREF pin.
	1 = pin high.
	0 = pin low.
[19]	XHREF input. This bit returns the logic level on the XHREF pin.
	1 = pin high.
	0 = pin low.
[20]	LEFT output. This bit returns the stsus of the LEFT pin.
	1 = pin high.
	0 = pin low.
[21]	Swap completed on desktop.
	1 = true.
	0 = false.
[22]	Swap pending on tiles.
	1 = true.
	0 = false.
[23]	SCL input. This bit returns the input on the SCL pin.
	1 = pin high.
	0 = pin low.
[31:24]	Reserved on read. For write see "Abort," described on page 180.

16.1.11. Abort

Use this register to cancel the current drawing engine operation. It is intended primarily for mode-set operations.

Writing this register aborts the drawing engine operation in progress. The act of writing triggers the abort; any data written is ignored. Writing this register also aborts a host-BLT operation that is waiting for additional input from the host.




 \oplus

Writes to this abort register do not pass through or flush the command FIFO.

Read/write: Default:		w Undefined.		Memory offs Address index		1 FFh -			
7	6	5	4	3	2	1	0		
	any write aborts								
Bits	Descript	Description							
no bits	Any wr	Any write aborts the current drawing operation in progress.							

Copyright ©1997 Alliance Semiconductor; All rights reserved

Preliminary / Proprietary and Confidential



16.2 Extended CRTC registers

16.2.1. Horizontal interlaced start

Use this register to specify the location within a horizontal line at which VSYNC occurs between fields of a frame. The unit is character clocks.

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.

Read/write: Default:	r/w Oh			Address: Address index	K:	3D5h 19			
7	6	5	4	3	2	1	0		
			horizontal ir	iterlaced start					
Bits	Descrip	tion							
[7:0]	Horizo	Horizontal interlaced start [7:0] of [8:0].							
	Horizo	Horizontal interlaced start [8] is at 3D5.1B[4], "Horizontal overflow," on page 182.							

16.2.2. Vertical extended overflow

Use this register to specify high order bits for vertical CRTC registers.

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.

Read/write: Default:	r/w Oh		Address: Address index:		3D5h 1 <i>A</i>			
7	6	5	4	3	2	1	0	
			line compare	vertical retrace start	vertical blank start	vertical display enable end	vertical tota	
Bits	Descrip	ion						
[0]	Vertical	Vertical total [10]. Overflow from "Vertical total," on page 145.						
[1]	Vertical 154.	Vertical display enable end [10]. Overflow from "Vertical display enable end," on page						



Preliminary / Proprietary and Confidential

Bits	Description
[2]	Vertical blank start [10]. Overflow from "Vertical blank start," on page 157.
[3]	Vertical retrace start [10]. Overflow from "Vertical retrace start," on page 152.
[4]	Line compare [10], Overflow from "Line compare," on page 160.

16.2.3. Horizontal overflow

Use this register to specify high order bits for horizontal CRTC registers.

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.

7 6 5 4 3 2 1 0 Image: Imag	Read/write: Default:		r/w Oh		Address: Address index	c:	3D5h 1B	
horizontal horizontal horizontal display enable horizontal total	7	6	5	4	3	2	1	0
							display enable	horizontal total

Bits	Description
[0]	Horizontal total [8]. Overflow from "Horizontal total," on page 138.
[1]	Horizontal display enable end [8]. Overflow from "Horizontal display enable end," on page 140.
[2]	Horizontal blank start [8]. Overflow from "Horizontal blank start," on page 141.
[3]	Horizontal retrace start [8]. Overflow from "Horizontal retrace start," on page 143.
[4]	Horizontal interlaced start [8]. Overflow from "Horizontal interlaced start," on page 181.

16.2.4. Serial overflow

Use this register to specify high order bits for two serializer registers.

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.

Read/write:	r/w	Address:	3D5
Default:	Oh	Address index:	1C

Proprietary and Confidential			ProMotion-AT 3D Tech Manu				
6	5	4	3	2	1	0	
serial	offset			serial start address			
Descript	ion						
Serial st	art address [[19:16]. Overfl	ow from "Se	rial start addre	ss," on page	150.	
Serial of	ffset [11:8].	Overflow from	n "Serial offse	et," on page 1	55.		
	6 serial Descript Serial st	6 5 serial offset Description Serial start address	6 5 4 serial offset Description Serial start address [19:16]. Overfl	6 5 4 3 serial offset Description Serial start address [19:16]. Overflow from "Se	6 5 4 3 2 serial offset Description Serial start address [19:16]. Overflow from "Serial start address	6 5 4 3 2 1 serial offset	

16.2.5. Character clock adjust

Use this register to specify a number of pixel clocks (0-5) by which the last character clock on each scan line is shortened.

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.

Read/write: Default:		r/w Oh		Address: Address index:		3D5h 1D	
7	6	5	4	3	2	1	0
					cł	naracter closk adju	ıst
Bits	Descripti	on					
[2:0]	Characte	er clock adju	st.				
	11x =	not v	alid.				
	101 =	five	pixel clocks.				
	100 =		pixel clocks.				
	011 =		e pixel clocks.				
	010 =		pixel clocks.				
	001 =		pixel clocks.				
	000 =	zero	pixel clocks.				

16.2.6. Extended CRTC autoreset

Use this register to override the feature by which any write to VGA register 3D5.00, "Horizontal total," described on page 138, resets all extended CRTC control registers and extended mode registers.

Table 16.2.6 Extended registers reset by writing 3D5.00 "Horizontal Total"

Register	Name and page number
3D5.19 [15:0]	"Horizontal interlaced start," on page 181.
3D5.1A [12:0]	"Vertical extended overflow," on page 181.
	10

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

183

Copyright ©1997 Alliance Semiconductor; All rights reserved



Preliminary / Proprietary and Confidential

Table 16.2.6 Extended registers reset by writing 3D5.00 "Horizontal Total"

Register	Name and page number
3D5.1B [15:0]	"Horizontal overflow," on page 182.
3D5.1C [15:0]	"Serial overflow," on page 182.
3D5.1D [10:0]	"Character clock adjust," on page 183.
M080 [6:0]	"Serial control," on page 221.
M082 [0]	"vWindow group 0 control," on page 205.
M092 [0]	"vWindow group 1 control," on page 211.
M0C0 [9:0]	"Page offset," on page 222.
M0D2 [16]	"Monitor interlace control," on page 232.
M0E0 [7:0]	"Color correction," on page 253.
M0E4 [3:0]	"DAC control," on page 254
M140 [1:0]	"Hardware cursor control," on page 237.

This autoreset feature is provided to ensure compatibility with VGA legacy software that is not aware of ProMotion extended CRTC register bits.

Well-behaved applications should modify CRTC parameters only through driver and BIOS calls. However, legacy applications may write directly to VGA standard registers to set CRTC parameters. If legacy applications write to 3D5.00 then, regardless of the previous state of extended CRTC bits, these extended registers are forced to default values without the legacy application having to explicitly clear ProMotion's extended registers.

Note for BIOS writers: to set extended modes which require these fields, either (a) disable autoreset before setting mode, or (b) write 3D5.00 first and then explicitly set values for all registers affected by autoreset.

Read/write: Default:		r/w Oh.		Address: Address index	κ:	3D5h 1Eh		
7	6	5	4	3	2	1	0	
							autoreset	
Bits	Descrip	tion						
[0]	Autom	Automatic CRTC bit reset feature.						
	1 =	disab						
	0 =	enabl	led.					

16.2.7. Vertical current position

Use this register to determine which scan line is being redrawn currently.

Read/write:	r	Address:	M1 FAh
Default:	Oh	Address index:	-

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

184

Copyright ©1997 Alliance Semiconductor; All rights reserved

Preliminary /1	Proprie	tary ar	nd Con	fidenti	ial			•				ProM	lotion-	AT 3D	Tech M	Manual
	15 14 13 12 11 10							8	7	6	5	4	3	2	1	0
	Bits Description [10:0] Current scan line															

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

185

 \oplus



Preliminary / Proprietary and Confidential

16.3 2D Drawing engine registers

16.3.1. Clipping control

See also "Clipping," on page 87, for programming notes.



Clipping abort M030[2] should not be used when destination update M040[28:27] is in use, as the destination location registers may not contain reliable endpoint information when the operation terminates. Refer to "Drawing engine control," on page 188 for a description of M040[28:27].

Read/write:		r/w		Memory offs	et:	030h							
Default:		[0] =0h others =unde	efined.	Address index	к:	-							
7	6 5 4 3 2 1 clinning clinning clinning clinning clinning clinning												
					clipping abort	clipping polarity	clipping enable						
Bits	Descrip	tion											
[0]	Clippin	ıg enable.											
	1 = 0 = 0	* *	clipping enabled. clipping disabled.										
[1]	Clippin	pping polarity.											
	clippin	inclip ng polarity ma	o: pixels outside ay be inverted re written. Th			, 1							
[2]	Clippin	ig abort.											
	1 = 0 = The cli	norm	al operation.	outside transition of destination pointer. s early completion of vector and BITBLT operations.									
	destina clippin	tion pointer r g rectangle. T	nakes an insid he vector may	de-to-outside		he confines							
	BITBLT operations are clipped in a similar way, except that only the vertical extent of the clipping region is used to abort the operation, as a BITBLT may enter and leave the clipping region on each line.												



16.3.2. Clipping boundary left

Use this register to specify the left edge of the clipping rectangle.

Read/ Defaul				r/w Undef	ined.				ory offso ss index			038–039h -				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
								cli	ipping bo	undary l	left					
Bits]	Descrip	tion												
[11:0]]	(Clippin	g bour	ndary le	eft. Thi	This pixel is inside the region.									

16.3.3. Clipping boundary top

Use this register to specify the top of the clipping rectangle.

Read/	write:			r/w				Memo	ry offs	et:		03A-	03Bh		
Defau	lt:			Undef	defined. Address index: -										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					_		_	cli	ipping bo	undary	top				
Bits]	Descrip	tion	1										
[11:0]	(Clippin	g bour	g boundary top. This pixel is inside the region.										
	-			-	-	-	-			-					

16.3.4. Clipping boundary right

Use this register to specify the right edge of the clipping rectangle.

Read/ Defau	'write: lt:			r/w Undef	ined.				ry offso ss index			03C03Dh -					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
								clip	ping bou	ındary r	ight						
Bits		J	Descrip	tion	n												
[11:0]	(Clippin	g boundary right. This pixel is inside the region.													

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

187



16.3.5. Clipping boundary bottom

Use this register to specify the bottom edge of the clipping rectangle.

Read/ Defau	write: lt:			r/w Undef	ined.				ory offso ss index			03E	03Fh		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								clipj	ping bour	ndary bo	ttom				
Bits		1	Descript	tion	n										
[11:0]	(Clippin	ng boundary bottom. This pixel is inside the region.											

16.3.6. Drawing engine control

See "Drawing engine control," on page 88, for a discussion of programming the drawing engine.

Clipping abort M030[2] should not be used when destination update M040[28:27] is in use, as the destination location registers may not contain reliable endpoint information when the operation terminates. Refer to "Clipping control," on page 186 for a description of M030[2].

Re	ad/wri	te:			r/w						М	emo	ry o	offse	et:				04	-0-	043h	l			
De	fault:				0h						Ad	ldre	s ir	ıdex	:				-						
31	30 29	28 27	<u>26</u> 25	24	<u>23</u> 22	21	20	19	18	17	16 15	14	13	12	11	10	6	8	7	9	5	4	\sim	2	- 0
engine start	quick start	destination update	XY/linear access		pattern format	transparency	destination transp	contiguous/rectangle	destination address		pixel depth		source transparent	source color/mono	source rectangular/contiguous	Must be 0	source address XY/lineaer	major axis	direction y	direction X				drawing engine command	5
Bit	.c		Desc	rint	tion																				
]	C					0										
٢٦	:0]				g engi									ge ð	ð.										
				01 =							w endp	oint													
				00 =							point.														
				01 = 00 =							reen to nemory			·											
				00 =							s a sing				o ro	ctan	أس	ar ct	rin						
				11 =			serv		v. D	1 a vv	s a sing	ic-p	IACI	wid	c ic	ctan	gui	ai si	np.						
				10 =			ectar																		
			00	01 =	=		reer	0		BĽ	Г.														
			00	00 =	=	Ν	OP.	Use	e to	load	l registe	r bi	s w	itho	ut s	tarti	ng a	an o	pera	tio	1.				
[5	:4]		Rese	erve	ed.																				

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved

Preliminary / Proprietary and Confidential

ProMotion-AT3D Tech Manual

Bits	Description	
[6]	Direction X	. See notes on page 91.
	1 =	negative.
	0 =	positive.
[7]	Direction Y	See notes on page 91.
	1 =	negative.
	0 =	positive.
[8]	Major axis.	See notes on page 91.
	1 =	X axis.
	0 =	Y axis.
[9]	Source add	ress XY/linear. See notes on page 92.
	1 =	linear pixel count from the top-left corner of display memory.
	0 =	X,Y pair in pixels.
[10]	Reserved. N	fust be set to 0.
[11]	Source rect	angular/contiguous. See notes on page 92.
	1 =	adjacent rows of source contiguous.
	0 =	adjacent rows of source are separated by a number of 64-bit regions, as
		determined by "Serial offset," described on page 155.
[12]	Source colo	r/monochrome. See notes on page 92.
	1 =	source region monochrome.
	0 =	source region color, same depth as the display memory.
[13]	Source tran	sparent.
	1 =	source pixels matching source transparency color not written.
	0 =	all source pixels written.
		ource region is monochrome and the Transparent bit is set, any 0 bit in the
		ansparent and is not written to the destination.
[16:14]	Bit depth.	
	100 =	24 bits per pixel
	011 =	32 bits per pixel
	010 =	16 bits per pixel
	001 = 000 =	8 bits per pixel backwards compatability mode. Uses M080[2:1]; refer to "Serial control," on
	000 -	page 221.
[17]	E-Z linear n	node.
	1 =	enabled.
	0 =	disabled.
[18]	Destination	address XY/linear. See notes on page 93.
	1 =	linear pixel count from the top-left corner of display memory.
	0 =	(X,Y) pair in pixels.
[19]	Destination	address rectangular. See notes on page 93.
	1 =	rectangular.
	0 =	other.
[20]	Destination	transparent.
	1 =	destination transparency enabled.
	0 =	destination transparency not enabled.

Copyright @1997 Alliance Semiconductor; All rights reserved

 \oplus



Preliminary / Proprietary and Confidential

Description
Destination transparency polarity.
1 =only pixels matching the transparency color are updated.0 =pixels matching the transparency color are not updated.This bit applies to the destination region only, and only when destination transparencybit M040[20] is enabled.
Pattern format.
11 = 8×8×8b color pattern 10 = 8×8×1b monochrome. 01 = 4×4×4b color DitherFill™. 00 = nome. Specifies a 4×4 16-color dither for the foreground color using the pattern register. In 256 color modes dither colors 0–7 into external palette colors 00–07h and dither colors 8–Fh into external palette colors F8–FFh.
Set only this bit [22] or bit [10] (not both).
Address model: X/Y or linear. 111 = 1600 pixels per line. 110 = 1280 pixels per line. 101 = 1152 pixels per line. 100 = 1024 pixels. The two high order bits are not used. 011 = 512 pixels per line. 010 = 800 pixels per line. 001 = 640 pixels per line. 000 = linear (4096 pixels per line.). This specifies the number of pixels per line to be used when converting X/Y coordinates to linear display memory coordinates. This number may be larger than the width of the visible screen if off-screen display memory is available to the right of each

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Preliminary / Proprietary and Confidential



ProMotion-AT3D Tech Manual

Bits	Description	
[28:27]	1	date. This feature permits the destination location to be updated at the conclusion of each drawing engine operation in preparation for tion.
	11 =	destination location is set to the last pixel of the destination. This is useful for chained vector operations. This setting should not be used when clipping abort enabled because the contents of the destination location registers may not mate the last pixel drawn.
	10 =	the destination location is set to the pixel below the bottom-left corner of the destination. This is useful for host-assisted trapezoidal fills. As each strip of the trapezoid is drawn, the destination location is set to the next row down. When the left edge of the trapezoid is vertical or nearly vertical, this places the startin point correctly most of the time. When the left edge of the trapezoid is mostly horizontal, this places the Y coordinate of the destination location correctly, though once the destination location X coordinate must be set, the Y coordina can generally be set at the same time. For right-to-left and/or bottom-to-top operation, the above operations are suitably mirrored, with destination location indicated by the dot in the following diagrams.
	01 =	destination location is set to the pixel to the right of the top-right corner of the
		destination. This is useful for both text operations and decoding RLE images. Right-to-left and/or bottom-to-top operations mirror the above as appropriate with destination location indicated by the dot in the following diagrams.
	00 =	destination update disabled.
[30:29]	Quick start. Se	e notes on page 93.
	11 =	start on destination. Causes the currently specified drawing engine operation t begin automatically when the Destination register is written, even if the write operation does not change the value in the register.
	10 =	start on source. Causes current drawing engine operation to begin automatical when the Source register is written, even if write operation does not change val- in register.
	01 =	start on dimension X. Causes current drawing engine operation to begin automatically when Dimension X register is written, even if the write operatio does not change value in register.
	00 =	quick start disabled.
[31]	0 0	he start. Write bits M040[30:0] with this bit [31] = 0 in order to set up og an operation.
	1 =	start drawing operation.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



Preliminary / Proprietary and Confidential

16.3.7. Raster operation

Use this register to specify the raster operation applied during a drawing engine operation. Refer to "Raster operation deltas," on page 100 for more information about programming this register.



This register is 8-bits in ProMotion-AT3D/AT24, and 4-bits in ProMotion-3210, 6410, and 6422. ProMotion-AT3D/AT24 have a three operand raster op, which is **NOT** backwards compatible with previous ProMotion family members.



You cannot use raster operations during a host BLT read or with a 4x4x4 DitherFill operation.

With PCI burst on, writing to the Raster Operation register M046 after writing to control register M040 may produce unexpected results. Refer to the sample source code below to avoid undesired operation.

Read/write: Default:		r/w Undefined.		Memory offs Address index		046h -	
7	6	5	4	3	2	1	0
			raster o	peration			
Bits	Descrip	tion					
[7:0]	Raster of Raste	operation. Ref er ops.	er to "Raster	operation d	leltas," on p	age 100, for	a discussion

16.3.7.1 Sample code

The "before code" example may produce unexpected results, with correction in the recommended solution.

Before (DO NOT USE!):

mov	eax, cs: base_command	
or	eax, BLT_SS+SRC_MONO+	SRC_LINEAR+SRC_XPARENT+BLT_START
mov	fs:BLT_CTRL, eax	
mov	al, ROP_DSx	
mov	fs:BLT_ROP,al	

After (Recommended solution)

Use this sample code to prevent undesired results which may otherwise arise from writing M046 after M040.

```
mov eax, cs: base_command
or eax, BLT_SS+SRC_MONO+SRC_LINEAR+SRC_XPARENT+BLT_START
mov fs:BLT_CTRL, eax
mov ax, TEMP_Y+1
...
fs:SRC_X,ax
mov fs:SRC_Y,ax
```



16.3.8. Byte mask

Use this register to specify an 8-bit mask. The mask protects individual bytes in each aligned 32-bit region, as shown in the example below. This register is relevant only for drawing register operations, and has no effect in VGA mode.



ProMotion-AT24 has an 8-bit byte mask. ProMotion-3210, 6410, and 6422 controllers have 4bit byte mask registers. Refer to page 101 for discussion of the changes.



This register must be enabled before writing with any drawing engine operation.

Read/write: Default:		r/w Undefined.		Memory offs Address index		047h -	
7	6	5	4	3	2	1	0
			byte	mask			
Bits	Descrip	tion					
[7:0]	Byte m	ask.					
	1 = 0 = 0	*	te byte. ents the corresp	onding byte fro	m being update	ed.	

Figure 16.3.8 Byte mask

Example: mask = 00000111b

not written	R	G	В					
63							(0

16.3.9. Pattern

Use this register to specify type of pattern, anchored to the top-left corner of display memory. Apply the pattern in this register, instead of source pattern, to rectangle and strip draw operations using M040[10], described under "Drawing engine control," on page 188. The patterns available via M048 follow:

- * 8×8×1 (monochrome) pattern
- * 4×4×16-color DitherFillTM pattern
- * 64 pixels of text character as a monochrome pattern, created from raster-font data



Preliminary / Proprietary and Confidential



This register is accessed as doublewords only.

 $2 \times 2 \times 2$ patterns, such as those used by OS/2, are not supported by this register.


Write to this register prior to each use. The contents of M048–04F are not sustained across all operations.

Read/write:	r/w	Memory offset:	048–04Fh
Default:	Undefined.	Address index:	-

			8×8×1 m	ionochrome			
63:56	55:48	47:40	39:32	31:24	23:16	15:8	7:0
top row	r2	r3	r4	r5	r6	r7	bottom row

Bits	Description 8×8×1 (monochrome)
[7:0]	Top row of pattern.
[15:8]	Second row of pattern.
[23:16]	Third row of pattern.
[31:24]	Fourth row of pattern.
[39:32]	Fifth row of pattern.
[47:40]	Sixth row of pattern.
[55:48]	Seventh row of pattern.
[63:56]	Bottom row of pattern.

Figure 16.3.9a: 8×8×1 (monochrome) pattern



Preliminary / Proprietary and Confidential



ProMotion-AT3D Tech Manual

						4×4	+×16 I	Ditherfi	Птм						
63:	59:	55:	51:	47:	43:	39:	35:	31:	27:	23:	19:	15:			
60	56	52	48	44	40	36	32	28	24	20	16	12	11:8	7:4	3:0
r4c4	r4c3	r4c2	r4c1	r3c4	r3c3	r3c2	r3c1	r2c4	r2c3	r2c2	r2c1	r1c4	r1c3	r1c2	r1c1

Bits	Description 4×4×16-color DitherFill TM
[3:0]	R1C1 color pixel of pattern
[7:4]	R1C2 color pixel of pattern
[11:8]	R1C3 color pixel of pattern
[15:12]	R1C4 color pixel of pattern
[19:16]	R2C1 color pixel of pattern
[23:20]	R2C2 color pixel of pattern
[27:24]	R2C3 color pixel of pattern
[31:28]	R2C4 color pixel of pattern
[35:32]	R3C1 color pixel of pattern
[39:36]	R3C2 color pixel of pattern
[43:40]	R3C3 color pixel of pattern
[47:44]	R3C4 color pixel of pattern
[51:48]	R4C1 color pixel of pattern
[55:52]	R4C2 color pixel of pattern
[59:56]	R4C3 color pixel of pattern
[63:60]	R4C4 color pixel of pattern

Figure 16.3.9b: 4×4×16-color Ditherfill[™] pattern

	Col. 1	Col. 2	Col. 3	Col. 4
Row 1	[3:0]	[7:4]	[11:8]	[15:12]
Row 2	[19:16]	[23:20]	[27:24]	[31:28]
Row 3	[35:32]	[39:36]	[43:40]	[47:44]
Row 4	[51:48]	[55:52]	[59:56]	[63:60]

195

¢



Preliminary / Proprietary and Confidential

0

16.3.10. Source location X/low

Use this register to specify the corner of the source rectangle of a BITBLT operation. See "Source location registers," on page 94. This location is included in the region. The corner which this register specifies depends on direction bits.

Read/write:	r/w	Memory offset:	050-051h
Default:	Undefined.	Address index:	-

							XY add	lressing							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									source lo	cation x					

Bits		1	Descript	tion (X	/Y add	ressing	mode)					
[11:0]	Σ	K/Y ad	dressin	g mod	e: soui	ce loca	tion X				
						li	inear ac	ldressin	g	 		

	source linear pixel address (low)	
Bits	Description (Linear addressing mode)	
[11:0]	Linear addressing mode: source linear pixel address [11:0] of [23:0].	

16.3.11. Source location Y/high

Use this register to specify the corner of the source rectangle of a BITBLT operation. See "Source location registers," on page 94. This location is included in the region. The corner which this register specifies depends on direction bits.


Read/write:	r/w	Memory offset:	052–053h
Default:	Undefined.	Address index:	-

	XY addressing														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									source lo	ocation y					
Bits	Bits Description (X/Y addressing mode)														
[11:0]	2	X/Y ad	dressir	ng mod	e: sour	ce loca	tion Y							
						li	inear ac	ldressir	ıg						
									<u> </u>						

	linear addressing														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
source linear pixel address (high)															

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved



16.3.12. Destination location X/low

Use this register to specify the corner of the destination rectangle of a BITBLT operation. See "Destination location registers," on page 94, for notes. This location is included in the region. Which corner this specifies depends on direction bits.



This register may change automatically when destination update is enabled. Refer to M040[28:27], "Drawing engine control," on page 188 for information on destination update.

Read/	write:			r/w			Memory offset:						054–055h			
Defau	lt:			See be	ee below. Address index:							-				
							XY add	lressing								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
					destination location x											

Bits	Description (X/Y addressing mode)
[11:0]	Destination location X. Default is 1h.

	linear addressing														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	destination linear pixel address (low)														
Bits		J	Descrip	tion (Li	near ad	ldressin	g mode)							

[11:0] Destination linear pixel address [11:0] of [23:0]. Default is 1h.


16.3.13. Destination location Y/high

Use this register to specify the corner of the destination rectangle of a BITBLT operation. See "Destination location registers," on page 94, for notes. This location is included in the region. Which corner this specifies depends on direction bits.



This register may change automatically when destination update is enabled. Refer to M040[28:27], "Drawing engine control," on page 188 for information on destination update.

Read/write:	r/w	Memory offset:	056–057h
Default:	See below.	Address index:	-



16.3.14. Source size X/vector pixel count


Read/write: r/w Default: Undefined.								ory offse ss index			058	059h			
15	14	13	12	11	10 9 8 7 6 5 4 3 2 1 0 dimension x										
									uiilieli	SI011 X					
Bits			Descript												
[11:0	[11:0] Dimension X pixel count. This is the width of the source, in pixels, for BITBLT operations, or major axis pixel count for vector operations.														

16.3.15. Source size Y

• This register has no effect for vector operations.

Read/write: r/w								Memo	ry offs		05A-05Bh				
Defau	lt:			Undef	ined.			Addre	ss index	:		-			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							dimension y								

Copyright ©1997 Alliance Semiconductor; All rights reserved



16.3.16. Destination row pitch

Use this register when operating in packed 24-bit mode to specify the number of bytes between vertically adjacent pixels in display memory.



In ProMotion-AT24/3D this register is active only for 24-bit packed modes. For ProMotion-AT3D this register applies to all modes.

Read/	write:			r/w				Memo	ory offs	et:		05C05Dh				
Defau	lt:			Undef	ined.			Addre	ss inde	:		-				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
								destination row pitch								
Bits		l	Descrip	ription												
[12:0] Destination row pitch.																

16.3.17. Source row pitch

Use this register when operating in packed 24-bit mode to specify the number of bytes between vertically adjacent pixels in display memory.



In ProMotion-AT24 this register is reserved.

Default								Memo	ry offs	et:		05C-	05Dh		
	:			Undef	ined.			Addres	ss index	:		-			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								soui	rce row p	oitch					
Bits		1	Descript	ion											
[12:0]		5	Source	row pi	tch.										

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

199



Preliminary / Proprietary and Confidential

16.3.18. Foreground color

Use this register to specify the color for rectangle fill, strip draw, vector draw, and the color of 1 bits after monochrome-to-color expansion.

Read/write:	r/w	Memory offset:	060–063h
Default:	Undefined.	Address index:	-

															4-	bit j	pack	ked														
31	30	00	77	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	S	4	3	2	1	0
																									f	oregi	roun	d	f	oregr	oun	d

Bits	Description (4-bit packed mode)
[3:0]	Foreground color. Bits [7:4] must match [3:0].
[7:4]	Foreground color. Bits [7:4] must match [3:0].
[31:8]	Reserved.

															8-	bit															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																										f	oregi	oun	d		

Bits	Description (8-bit mode)
[7:0]	Foreground color.
[31:8]	Reserved.

														16-	-bit														
31	30	29	28	27	26	25	23	22	21	20	19	18	17	16	15	14	13	12		6	8	7	6	5	4	3	2	1	0
																				f	oregi	roun	d						

Bits	Description (16-bit mode)
[31:16]	Reserved.
[15:0]	Foreground color.

	32-bit
31 30 29 28	27 28 <
	foreground
Bits	Description (32-bit mode)

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



16.3.19. Background color/source transparency

Use this register to specify the color used to draw 0 bits during monochrome-to-color expansion. $% \left({{{\left[{{{C_{{\rm{c}}}}} \right]}_{{\rm{c}}}}} \right)$

Use the background color register also to specify the source transparency color when source transparency is enabled.

Read/write:	r/w	Memory offset:	064–067h
Default:	Undefined.	Address index:	-

														4-	bit j	pacl	sed													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15		13	11	10	6	8	~	9	5	4	3	2	1	0
																							b	ackg	roun	d	b	ackg	roun	d

Bits	Description (4-bit packed mode)
[3:0]	background color. Bits [7:4] must match [3:0].
[7:4]	background color. Bits [7:4] must match [3:0].
[31:8]	Reserved.

															8-	bit														
21	30	29	28	27	26	25	24	23	22	21	20	19	18	17		15	14	12	11	10	6	8	7	9	5	4	3	2	1	0
																									b	ackg	roun	d		

Bits	Description (8-bit mode)
[7:0]	background color.
[31:8]	Reserved.

														16-	-bit															
31	30	29	28	27	26	25	24	23	22	21	20	18	17	16	15	14	13	12	11	10	6	8	7	9	5	4	3	2	1	0
																					b	ackg	rour	ıd						

Bits	Description (16-bit mode)	
[31:16]	Reserved.	
[15:0]	background color.	

I	32-bit		
Ī		1	O
I	background		

Bits	Description (32-bit mode)
[31:0]	background color.



Preliminary / Proprietary and Confidential

16.3.20. Destination transparency color

Use this register to specify which destination color is transparent or opaque. This register is valid only when destination transparency bit M040[20], "Drawing engine control," described on page 188, is enabled.

Read/write:	r/w	Memory offset:	06C06Eh
Default:	Undefined.	Address index:	-

	4-bit packed																						
23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	~	7	9	5	4	3	2	1	0
																	destir	nation			destir	ation	
																1	transp	arency	/	t	ransp	arency	7

Bits	Description (4-bit packed mode)
[3:0]	Destination transparency color. Bits [7:4] must match [3:0].
[7:4]	Destination transparency color. Bits [7:4] must match [3:0].
[23:8]	Reserved.

											8-	bit														
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
																destination transparency										

Bits	Description (8-bit mode)
[7:0]	Destination transparency color.
[23:8]	Reserved.

											16	-bit											
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								destination transparency															

Bits	Description (16-bit mode)
[15:0]	Destination transparency color.
[23:16]	Reserved.

											24-	-bit											
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									d	lestino	ition (ransp	arency	7									

Bits	Description (32-bit mode)
[23:0]	Destination transparency color.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Preliminary / Proprietary and Confidential



[15]

[14:8]

[7:0]

16.3.21. Destination transparency mask

Use this register to compare display memory against the color mask register.

Read/write: Default:		r/w Undefined.		Memory offs Address index		06F -			
7	6	5	4	3	2	1	0		
			compare	compare	compare	compare	compare		

[31:24]

Bits	Description
[0]	Compare bits [7:0] in display memory against bits [7:0] of color mask register.
[1]	Compare bits [14:8] in display memory against bits [14:8] of color mask register.
[2]	Compare bit [15] in display memory against bits [15] of color mask register.
[3]	Compare bits [23:16] in display memory against bits [23:16] of color mask register.
[4]	Compare bits [31:24] in display memory against bits [7:0] of color mask register.
[7:5]	Reserved.

[23:16]

16.3.22. DDA axial step constant

Use this digital differential analyzer register to specify the slope of a line. See "Vector line draw," on page 89, for programmer's notes.

Read/write: Default:				r/w Undef	ined.				ory offso ss index						
15	15 14 13 12 11 10 9						8	7	6	5	4	3	2	1	0
				1			axial step	o constan	t	I	1	1	I		
Bits	Bits Description														
[15:0	[15:0] DDA axial step constant.														

16.3.23. DDA diagonal step constant

Use this digital differential analyzer register to specify the slope of a line. See "Vector line draw," on page 89, for programmer's notes.

Read/write:	r/w	Memory offset:	072–073h
Default:	Undefined.	Address index:	-


'3D Tec	h Man	ual					* =		Preli	iminar	y / Pro	oprieta	ry and	Confi	dent
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						diagonal step constant									
Bits]	Descrip	tion											
[15:0	1	DDA diagonal step constant.													

16.3.24. DDA error term

Use this register to initialize the digital differential analyzer before drawing a line with the DDA step constant registers. See "Vector line draw," on page 89, for programmer's notes.

Read/write: Default:				r/w Undef	ined.				ory offso ss index			074-075h -				
15	14	4 13 12 11 10 9					8	7	6	5	4 3 2				0	
							error	term								
Bits	Description															
[15:0]	Ι	DDA er	ror ter	m.											
	_															

¢



16.4 Motion video registers

See "Motion video notes," on page 105, for additional information about motion video on the ProMotion-aT3D.

Note that there are two sets of video window registers, vWindow 0 and vWindow 1, each set corresponding to a rectangular video window region. The visible portion of each vWindow need not be rectangular, and is composed of a number of rectangular tiles.

There may be up to 12 "tiles" on the screen at one time. Each tile is attached to one of the two possible "windows" and thus takes on attributes of that window, such as scale factor and data format.

16.4.1. vWindow group 0 control

Use this register to control motion video window 0.



Writing to any CRTC register among 3D5.0-17 resets M082[0].

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.

Read/ Defaul				r/w Oh				Memory offset: 082–083h Address index: -							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	enable chromakey						$YUV \rightarrow RGB$	vWindow format				vWindow pixel depth			vWindow enable
Bits]	Descrip	tion											
[0]]	Enable	vWind	ow 0. /	All tiles	s that f	orm the	e visibl	e wind	low are	e enabl	ed. The	re is n	0
		i	ndivid	ual wii	ndow c	ontrol	for tile	es.							
			Any	write t	o any C	CRTC re	egister	among	3D5.0)—17 re	esets th	is bit to	o 0.		
[3:1]		Any write to any CRTC register among 3D5.0–17 resets this bit to 0. vWindow pixel depth in display memory. This field specifies the pixel size of video data as stored in display memory. This may or may not be the same depth as graphics data store in display memory.													
			111 =		32 bi	ts per pi	ixel.								
			101 =			ts per pi									
			100 =			ts per pi									
		(= 010 Other s	ettings		per pix									
		(outer s	cungs	a1C 1C	ci ved.									

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



Preliminary / Proprietary and Confidential

Bits	Description								
[6:4]	vWindow format in display memory. This is not necessarily the same format as graphics data store in display memory.								
	111 = YUV 4:0:0. 110 = YUV 4:2:2 (U = high byte). 101 = YUV 4:1:1. 100 = YUV 4:2:2 (U = low byte). 011 = YUV 4:2:2 (V = high byte). 010 = RGB. 001 = reserved. 000 = indexed. Other settings are reserved.								
[7]	Reserved.								
[8]	YUV-to-RGB conversion. Set whenever a YUV format is specified for the video window. 1 = enabled. 0 = disabled.								
[9]	vWindow 0 stretch.								
	1 =enabled.0 =disabled.When this bit is set, each pixel of vWindow 0 data is displayed as one or more pixelson the screen. Scale factors below 1.0 (shrinking) are not supported.								
	Set this bit in conjunction with the video scale factor registers:								
	 "vWindow group 0 scale factor horizontal," described on page 208; "vWindow group 0 scale offset horizontal," described on page 208; "vWindow group 0 scale factor vertical," described on page 209; and "vWindow group 0 stretch offset vertical," described on page 209. 								
[10]	Horizontal stretch pixel interpolation.								
	1 =color blending enabled.0 =pixel replication.When this bit is set, pixels are stretched using linear weighting. When this bit is notset, pixels are stretched using pixel replication. You may use pixel interpolation (colorblending) with YUV or RGB video data formats, but should not be used with indexedvideo data.								
[11]	Vertical stretch pixel interpolation.								
	1 = enabled. 0 = disabled. When this bit is set, pixels are stretched using linear weighting. When this bit is not set, pixels are stretched using pixel replication. You may use pixel interpolation with YUV or RGB video data formats, but should not be used with indexed video data. ProMotion NT24/2D supports vertical interpolation only for viWindow 0.								
[12]	ProMotion-AT24/3D supports vertical interpolation only for vWindow 0.								
[12]	Smoothing filter. 1 = enabled. 0 = disabled. This bit enables an lowpass filter. This filter is designed for only YUV data, and attempts to reconstruct YUV 4:4:4 data from the YUV 4:2:2 input.								

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved

 \oplus

Bits	Description
[13]	Reserved.
[14]	Chromakey.
	1 =enable.0 =disabled.This bit enables chromakey-based merging of desktop data with data from the feature connector

16.4.2. vWindow group 0 data pitch

Use this register to specify the byte address difference, in doublewords, between adjacent rows of the vWindow data in display memory.

When a video window is composed of multiple tiles, even when not all of the video window is visible, the data representing the video window is stored as a single packed rectangle in display memory, with a single pitch.




In cases of "in-place video windows," the video data pitch matches the VGA Offset register, adjusted for the fact that the VGA Offset register is specified in quadwords.

Read/write:	r/w	Memory offset:	084–085h
Default:	Undefined.	Address index:	-

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					data pitch										

Bits	Description
[11:0]	vWindow 0 data pitch, in dwords.

Figure 16.4.2 vWindow 0 data pitch



ProMotion-AT3D Tech Manual




Preliminary / Proprietary and Confidential

16.4.3. vWindow group 0 scale factor horizontal

Use this register to specify the horizontal stretch in combination with "vWindow group 0 scale offset horizontal." Horizontal and vertical stretch factors should be computed separately. It is not necessary for both factors to be the same. If set inaccurately, the right edge of the vWindow may not stop where expected and may extend to the right edge of the screen.

The value in this register specifies the number of horizontal video pixels corresponding to a screen pixel. Since there is an implied binary point to the left of the MSB of this register, the possible values in this register range from 0.000h to almost 0.FFFh. Formula:

Video Scale Factor Horizontal = $4096 * (SourceX_Dimension - 1) / DestinationX_Dimension - 1)$ Exception: A value of 0 in this register is used to represent a factor of 1.000.



16.4.4. vWindow group 0 scale offset horizontal

Use this register to specify the horizontal stretch in combination with "vWindow group 0 scale factor horizontal."

This register contains a value required internally by the horizontal interpolation circuitry. It is loaded according to the following formula:

Video Scale Offset Horizontal = FFFh - ((Video Scale Factor Horizontal) * (WindowLeftPosition - 1))&FFFh

Read/ Defaul				r/w Memory offset: Undefined. Address index:							088–89h -					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			vWindow 0 scale offset horizontal													
Bits]	Descrip	tion												
[11:0]]	ı i	numbe	r, with Since c	the wi	idth of	the un	stretch	ed into ed ima l (and i	ge mir	us the	width	of the	stretch		

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved



16.4.5. vWindow group 0 scale factor vertical

Use this register to specify the vertical stretch in combination with "vWindow group 0 stretch offset vertical." Horizontal and vertical stretch factors should be computed separately. It is not necessary for both factors to be the same. This is analogous to the Video Scale Factor Horizontal register. Formula:

 $\label{eq:Video Scale Factor Vertical = 4096 * (SourceY_Dimension - 1) / (DestinationY_Dimension - 1) \\ Exception: A value of 0 in this register is used to represent a factor of 1.000.$

Read/	write:			r/w				Memo	ory offse	et:		08A08Bh				
Defau	lt:			Undef	ined.			Addre	ss index	:		-				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
					vWindow 0 scale factor vertical											
Bits]	Descrip	tion												
[11:0]				scale factor vertical. Loaded with the height of the unstretched image, in us one.								e, in			
			. ,													

16.4.6. vWindow group 0 stretch offset vertical

Use this register to specify the vertical stretch in combination with "vWindow group 0 scale factor vertical." This is analogous to the Video Scale Offset Horizontal register. It is loaded with a value calculated by the following formula:

Video Scale Offset Vertical = FFFh - ((Video Scale Factor Vertical) * (WindowTopPosition) &FFFh

Read/	write:			r/w				Memo	ry offs	et:		08C08Dh				
Defaul	lt:			Undef	ïned.			Addres	s index	:		-				
15	14	13	12	11	10	9	8	7	6	5	4	1	0			
				vWindow 0 stretch offset vertical												
Bits]	Description													
[11:0]]	ı i	numbe	r, with Since c	the he	ight of	the ur	Loaded Istretch oported	ed ima	age mii	nus the	heigh	t of the	stretcl		



Preliminary / Proprietary and Confidential

16.4.7. Tile sequence control

Use this register to specify how the 12 video tiles are arranged into multiple visible buffers.


Read/w	rite:			r/w				Memo	ory offs	et:		08E-	08Fh			
Default:				Undef	ined.			Addre	ss index	:		-				
								-		_	I .					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Bits			Decerin	tion												
			Descrip													
[3:0]			Tile sec	quence	base.											
[7:4]			Tile sec	quence	length											
			1111	=	reser	ved.										
			1110	=	reser	ved.										
			1101		reserv											
			1100		reser											
			1011		11 til 10 til											
			1001 = 9 tiles.													
			1000		8 tile											
			0111		7 tile	s.										
			0110	=	6 tile	s.										
			0101	=	5 tile	s.										
			0100		4 tile											
			0011	=	3 tile											
			0010	=	2 tile	s.										
			0001	=	1 tile											
			0000		12 til											
		[A S	value o	f zero	is treat	ed as a	length	of 12	tiles.						
[8]]	Buffer	swap u	sing T	V input										
[9]]	Buffer	swap u	sing SV	WAP in	put.									
[11:10]]	Buffer	count												
			11 =		reser	ved										
			10 =			bufferi	nσ									
			01 =			le buffe										
			00 = 00			e buffer	~									
[12]		5		bufferii	-		8.									
L * ~J			Stereo buffering enable													
				-				-			-		08E[3: quence			
				data lo	-		-		0.	L	- 1, T,	,	1		/	
			-			0										

16.4.8. Chromakey color

Use this register to specify the color for chromakeying when receiving video data through the feature connector. Chromakey is not available for video data stored in display memory.

Desktop pixels that do not match the chromakey color are displayed. When desktop pixels match the chromakey color, then the foreground color pixel is displayed instead.

¢



16.4.9. vWindow group 1 control

Use this register to control motion video window 1.



Writing to any CRTC register among 3D5.0-17 resets M092[0].

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.

Read/ Defaul	write: lt:			r∕w Oh					ory offs ss index			092— -	093h		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	enable chromakey	stretch minimum replication	enable smoothing filter	Enable vertical pixel interpolation		Enable stretch	$YUV \rightarrow RGB$			vWindow format			vWindow pixel depth		vWindow enable

¢



Preliminary / Proprietary and Confidential

Bits	Description
[0]	Enable vWindow 1. All tiles that form the visible window are enabled. There is no individual window control for tiles.
	Any write to any CRTC register among 3D5.0–17 resets this bit to 0.
[3:1]	vWindow 1 pixel depth in display memory. This field specifies the pixel size of video data as stored in display memory. This may or may not be the same depth as graphics data store in display memory.
	111 =32 bits per pixel. $101 =$ 16 bits per pixel. $100 =$ 15 bits per pixel. $010 =$ 8 bits per pixel.Other settings are reserved.
[6:4]	vWindow 1 format in display memory. This is not necessarily the same format as graphics data store in display memory.
	$ \begin{array}{rcl} 111 = & YUV 4:0:0. \\ 101 = & YUV 4:1:1. \\ 100 = & YUV 4:2:2. \\ 010 = & RGB. \\ 000 = & indexed. \\ Other settings are reserved. \end{array} $
[7]	Reserved.
[8]	YUV-to-RGB conversion. Set whenever a YUV format is specified for the video window.
	1 = enabled. 0 = disabled.
[9]	vWindow 1 stretch.
	1 =enabled.0 =disabled.When this bit is set, each pixel of vWindow 0 data is displayed as one or more pixelson the screen. Scale factors below 1.0 (shrinking) are not supported.
	Set this bit in conjunction with the video scale factor registers:
	 "vWindow group 1 scale factor horizontal," described on page 214; "vWindow group 1 scale offset horizontal," described on page 215; "vWindow group 1 scale factor vertical," described on page 215; and "vWindow group 1 stretch offset vertical," described on page 216.
[10]	Horizontal stretch pixel interpolation.
	1 =color blending enabled.0 =pixel replication.When this bit is set, pixels are stretched using linear weighting. When this bit is notset, pixels are stretched using pixel replication. You may use pixel interpolation (coloblending) with YUV or RGB video data formats, but should not be used with indexedvideo data.

 \oplus

 \oplus

ProMotion-AT 3D Tech Manual

Bits	Description									
[11]	Vertical stretch pixel interpolation.									
	1 = enabled.									
	0 = disabled.									
	When this bit is set, pixels are stretched using linear weighting. When this bit is not									
	set, pixels are stretched using pixel replication. You may use pixel interpolation with									
	YUV or RGB video data formats, but should not be used with indexed video data.									
	ProMotion-AT24 supports vertical interpolation only for vWindow 0.									
[12]	Smoothing filter.									
	1 = enabled.									
	0 = disabled.									
	This bit enables an lowpass filter. This filter is designed for only YUV data, and									
	attempts to reconstruct YUV 4:4:4 data from the YUV 4:2:2 input.									
[13]	Reserved.									
[14]	Chromakey.									
	1 = enable.									
	0 = disabled.									
	This bit enables chromakey-based merging of desktop data with data from the featur									
	connector									

16.4.10. vWindow group 1 data pitch

Use this register to specify the byte address difference, in doublewords, between adjacent rows of the vWindow data in display memory.


When a video window is composed of multiple tiles, even when not all of the video window is visible, the data representing the video window is stored as a single packed rectangle in display memory, with a single pitch.



In cases of "in-place video windows," the video data pitch matches the VGA Offset register, adjusted for the fact that the VGA Offset register is specified in quadwords.

Read/	write:			r/w				Memo	ory offs	et:		094–095h				
Defau	lt:			Undef	ined.			Addre	ss index	K:		-				
15 14 13 12 11 10					0	8	7	6	E	4	3	2	1	0		
15	14	14 13 12 11 10 9				9	0	/		pitch	Ŧ	5	Z	1	0	
Bits	s Description															
[11:0] vWindow 1 data pitch, in						ch, in c	lwords									

 \oplus



16.4.11. vWindow group 1 scale factor horizontal

Use this register to specify the horizontal stretch in combination with "vWindow group 1 scale offset horizontal." Horizontal and vertical stretch factors should be computed separately. It is not necessary for both factors to be the same. If set inaccurately, the right edge of the vWindow may not stop where expected and may extend to the right edge of the screen.

The value in this register specifies the number of horizontal video pixels corresponding to a screen pixel. Since there is an implied binary point to the left of the MSB of this register, the possible values in this register range from 0.000h to almost 0.FFFh. Formula:

Video Scale Factor Horizontal = 4096 * (SourceX_Dimension - 1) / DestinationX_Dimension - 1) Exception: A value of 0 in this register is used to represent a factor of 1.000.

Read/	write:			r/w				Memo	ory offs	et:		096–097h					
Defau	lt:			Undef	ined.			Addre	ss index	::		-					
	15 14 13 12 11 10																
15	14	13	12	11	10 9 8 7 6 5 4 3 2 1 0										0		
					vWindow 1 scale factor horizontal												
Bits	Description																
[11:0]			ow 1 so minus		tor hor	orizontal. Loaded with the width of the unstretched ima							ge, in			



ProMotion-AT3D Tech Manual

16.4.12. vWindow group 1 scale offset horizontal

Use this register to specify the horizontal stretch in combination with "vWindow group 1 scale factor horizontal," described on page 214.

This register contains a value required internally by the horizontal interpolation circuitry. It is loaded according to the following formula:

 $Video\ Scale\ Offset\ Horizontal = FFFh \ -\ ((Video\ Scale\ Factor\ Horizontal)\ *\ (WindowLeftPosition\ -\ 1)) \& FFFh \ -\ (Video\ Scale\ Factor\ Horizontal)\ *\ (WindowLeftPosition\ -\ 1)) & (Video\ Scale\ Factor\ Horizontal)\ *\ (WindowLeftPosition\ -\ 1)) & (Video\ Scale\ Factor\ Horizontal)\ *\ (Video\ Horizontal)\ *\ (Vi$

Read/write:	r/w	Memory offset:	098–99h
Default:	Undefined.	Address index:	-

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								vWindow	w 1 scale	e offset h	orizontal				
Bits Description															
[11:0] vWindow 1 scale offset horizontal. Loaded into the register as a 2's complement number, with the width of the unstretched image minus the width of the stretched image. Since only stretching is supported (and not shrinking) this result is always negative.															

16.4.13. vWindow group 1 scale factor vertical

Use this register to specify the vertical stretch in combination with "vWindow group 1 stretch offset vertical.". Horizontal and vertical stretch factors should be computed separately. It is not necessary for both factors to be the same. This is analogous to the Video Scale Factor Horizontal register. Formula:

Video Scale Factor Vertical=

4096 * (SourceY_Dimension - 1) / (DestinationY_Dimension - 1)

Exception: A value of 0 in this register is used to represent a factor of 1.000.

Read/	write:			r/w				Memo	ry offse	et:		09A-09Bh					
Defau	lt:			Undef	ined.			Addres	s index	:		-					
15	14	13	12	11	11 10 9 8 7 6 5 4									1	0		
							vWindow 1 scale factor vertical										
Bits		Description															
[11:0] vWindow 1 scale factor vertical. pixels, minus one.									l. Loaded with the height of the unstretched image,								



16.4.14. vWindow group 1 stretch offset vertical

Use this register to specify the vertical stretch in combination with "vWindow group 1 scale factor vertical." This is analogous to the Video Scale Offset Horizontal register. It is loaded with a value calculated by the following formula:

 $Video \ Scale \ Offset \ Vertical = FFFh \ - ((Video \ Scale \ Factor \ Vertical) \ * \ (Window Top Position) \ \& FFFh \ - (Video \ Scale \ Factor \ Vertical) \ * \ (Window Top Position) \ \& FFFh \ - (Video \ Scale \ Factor \ Vertical) \ * \ (Window Top Position) \ \& FFFh \ - (Video \ Scale \ Factor \ Vertical) \ * \ (Window Top Position) \ & Vertical \ - (Video \ Scale \ Factor \ Vertical) \ * \ (Video \ Scale \ Factor \ Vertical) \ * \ (Video \ Scale \ Factor \ Vertical) \ * \ (Video \ Scale \ Vertical) \ * \ (Video \ Vertical) \ * \ (Vertical) \ * \ (Vert$

Read/	write:		r/w					Memo	ory offs	et:		09C09Dh					
Defau	lt:			Undef	ined.			Addre	ss index	K:		-					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			vWindow 1 stretch offset vertical														
Bits	Bits Description																
[11:0] vWindow 1 stretch offset vertical. Loaded into the register as a 2's complement number, with the height of the unstretched image minus the height of the stretched image. Since only stretching is supported (and not shrinking) this result is always negative.																	
]	negativ	e.													



ProMotion-AT3D Tech Manual

16.5 Video tile buffer registers

ProMotion-AT3D has 12 sets of video tile registers.

Table 16.5 Video tile buffer register groups 0-11

Tile 0 registers 200–20F.	Tile 6 registers 260–26F.
Tile 1 registers 210–21F.	Tile 7 registers 270–27F.
Tile 2 registers 220–22F.	Tile 8 registers 280–28F.
Tile 3 registers 230–23F.	Tile 9 registers 290–290F.
Tile 4 registers 240–24F.	Tile 10 registers 2A0–2AF.
Tile 5 registers 250–25F.	Tile 11 registers 2B0–2BF.

Tile 0 registers are detailed below. Tile 2-11 buffer register groups have equivalent parallel structure.

16.5.1. Tile 0 control register

Use this register to specify control information for tile 0.

Read/write:		r/w		Memory offs	et:	200h			
Default:		Undefined.		Address index	:	-			
7	6	5	4	3	2	1	0		

tile rightmost


Bits	Description
[2:0]	Tile vWindow select.
	1xx =reserved.011 =reserved.010 =vWindow 1.001 =vWindow 0.000 =reserved.This field specifies whether the tile is assigned to vWindow 0 or vWindow 1
[3]	Reserved.
[4]	Tile rightmost.
	1 =enabled.0 =default.Set this bit when the tile is the rightmost (or only) tile in a tile strip

16.5.2. Tile 0 display position left

Use this register to specify the left edge of the video tile, in pixels. The top-left corner of the screen is (0,0). The column specified by this register is **inside** the video tile.

tile vWindow select

 \oplus



16.5.3. Tile 0 display position right

Use this register to specify the right edge of the video tile, in pixels. The column specified by this register is just outside the video window .

Read/	Read/write:				r/w Memory offset:						204–205h					
Defau	lt:			Undef	ined.			Addre	ss index	:		-				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
								. 1	tile 0 dis	play posi	tion righ	ıt				
Bits		Description														
[10:0]	1	Tile 0 d	lisplay	positio	n righ	. This	colum	n is ou	tside v	ideo ti	le 0.				

16.5.4. Tile 0 display position bottom

Use this register to specify the bottom edge of the video tile, in pixels. The row specified by this register is **inside** the video tile.



ProMotion-AT24 has no register for Tile display position Top.

Read/ Defaul				r/w Undef	ined.		Memory offset: Address index:						206–207h -			
15 14 13 12 11 10 9						9	8 7 6 5 4 3 2 1								0	
								ti	ion bottom							
Bits Description																
[10:0]]	1	Гile 0 с	lisplay	positio	n botte	pottom. This row is inside video tile 0.									

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved



ProMotion-AT 3D Tech Manual

16.5.5. Tile 0 data width

Use this register to specify the width, in units of pixels, of the video data stored in the corresponding tile. This register does not specify the width of the video tile on the screen, which may be larger due to stretching.

 $Tile \ Data \ Width = Tile \ Right \ Unstretched \ - \ Tile \ Left \ Unstretched$

where:

TileRightUnstretched = ((TileRight - (WindowLeft - 1))*(Video Scale Factor Horizontal) + 0xFFF)/4096

TileLeftUnstretched = ((TileLeft - (WindowLeft))*(Video Scale Factor Horizontal) + 0xFFF)/4096

Read/ Defau	'write: lt:		r/w Undefined.						ory offso ss index			208–209h -					
15	14	13	12	11	10	9	8	7 6 5				3	2	1	0		
									tile	tile O data width							
Bits]	Descrip	tion													
[10:0	[10:0] Tile 0 data width.																

16.5.6. Tile 0 data location

Use this register to specify the address, in bytes, of the top-left corner of the video tile data where it is stored in display memory, not the location of the window where the data is displayed.

TileDataLocation = (Beginning address of source data) + (TopOffset)*(Stride of source data) + (LeftOffset) * (Bytes per pixel of motion video window)

where

(TopOffset = ((TileTop - 1) - WindowTop) * (Video Scale Factor Vertical)/4096

LeftOffset = ((TileLeft) - WindowLeft) * (Video Scale Factor Horizontal)/4096

Read/write:	r/w
Default:	Undefined.

Memory offset: Address index: 20A-20C

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											tile	0 dat	a loca	tion									
Bits				Des	script	tion																	
[21:	:0]			Til	e 0 d	lata l	ocati	ion.															

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

219

	d/w ault:	rite:				auto Und) lefine	ed.					nory ress i					201 -	0–20)F			
23	22	21	20	19	18	17	16	15	14	-		11 irrent	10 data	9 locatio	8 on	7	6	5	4	3	2	1	0
Bits [21	; :0]				script e 0 c		nt da	ita lo	catic	on in	byte	ès.											



16.6 Extended configuration registers

16.6.1. Serial control

Use this register to specify direct color and high-resolution modes.



ProMotion vWindow is not supported in double indexed modes.

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.

Read/write:		r/w		Memory offs	et:	080h	
Default:		Oh		Address inde	-		
7	6	5	4	3	2	1	0
nibble swap	VGA enable	double index	desktop p	ixel format		desktop bit deptl	h
Bits	Descrip	tion					
[2:0]	Desktoj	p pixel depth.					
[4:3]	Desktop 1x = 01 = 00 =	16 bi 15 bi 8 bits 4 bits VGA rite to CRTC re p pixel format reserv direct index	t. ved. t RGB. ted.			h. tion video win	dow
[5]	Double 1 =	index. doub	le index enable	·d.			
	interna	t enables two	uble indexin	er clock to be g for high rese	olution mode	to the ProMot es which excee	
	🕼 The	e vWindow is	not available	when double	e-index mod	e is enabled.	
		this bit = 1 th 0[4:3] = 00;		•	ters must be	set as follows:	M082[0]


	Tech Man	ual Preliminary / Proprietary and Confident
Bi	ts	Description
[6	5]	Enable extended VGA modes.
		 1 = Disables 256K address wrapping; disables pixel doubling circuitry in video refres logic. 0 = Enables 256K address wrapping in video refresh logic.
		Set this bit for VGA modes >13h.
[7]	Nibble swap mode.
		1 = low nibble of each byte on left.
		0 = high nibble of each byte on left. This bit is relevant only to 4-bit packed modes.

16.6.2. Page offset

Use this register to position the 64K aperture within display memory. This offset is in 4KB units. For example, when page offset is 0 then the offset is 0 x 4K, and A000:0-AFFF:F access display memory locations 0K-64K. When page offset is 1 then the offset is 1 x 4K, and A000:0-AFFF:F access display memory locations 4K-68K.

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.

Read/ Defau	′write: lt:			r/w Oh					ory offs ss index			0C0— -	0C1h		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										page	offset				
Bits]	Descrip	tion											
[9:0]]	Page of	fset, in	4K inc	remen	ts.								



16.6.3. Aperture control

Read/write: Default:		r/w See below.		Memory offs Address index		0C2h -	
7	6	5	4	3	2	1	0
host XY addressing	palette	e access	ROM enable	ROM	access		enable alternate PCI ID
				cnf3 1			cnf24
Bits	Descrip	tion					
[0]	Enable	alternate PCI	ID. Default =1	MD[24], whe	re pulldown	= 1, open =	: 0.
[1]	Reserve	ed.					
[3:2]	ROM a	ccess.					
	1X = 01 = 00 = Default	C000 C000	out ROM.):0 - CFFF:F (64):0 - C7FF:F (32 D[31], where	KB).	1, open = 0.		
[4]	Flash R	OM enable.					
	1 = 0 = Default	Flash	es to C000:0 ca ROM disabled.	use <u>ROMWR</u> an	ud ROMEN to b	oe asserted.	

¢

Preliminary / Proprietary and Confidential

Bits	Description	
[6:5]	Palette access.	
	10 =	map out palette. Neither writes nor reads take place.
	01 =	do not shadow palette. Writes and reads are normal.
	00 =	shadow palette writes. Writes to RAMDAC addresses 3C6:9 are not acknowledge
		by IDEV (VL) or DEVSEL (PCI) but write does take place. Reads are handled
		normally.
	Default = 00.	
[7]	Enable host XY	l addressing.
	1 =	enabled.
	0 =	disabled.
	Default = 0.	

16.6.4. Display memory configuration

0C4 bit [5] default = 0 although this bit MUST be set to 1.

Read/ Defau	write: lt:			r/w See be	low.				ry offso ss index			0C4 -	0C5h		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				slow DRAM refresh	single cycle page mode	EDO disable	mem 64			unust be 1	dual WE	dual bank drive		fast <u>RAS</u> disable	inter- leaved mem- ory
					cnf12	cnf13	cnf16	cnf17	cnf23		cnf29			cnf22	cnf30
Bits]	Descrip	tion											
[0]		1	Interlea	aved m	emory.										
		I	1 = 0 = Default	= con	ensab disab figurat	led.	ap MD	[30], v	vhere p	oulldov	vn = 1	, open	= 0.		
[1]		I	Fast RA	<u>.</u> S disab	le. Rei	er to "	Page n	node D	RAM: r	ead/w	rite," o	on page	272.		
		I	1 = 0 = Default	= con	fast R	AS disal AS enab ion stra	led.	[22], v	vhere p	oulldov	vn = 1	, open	= 0.		
[2]		Ι	Reserve	ed											
[3]		I	Dual ba	ank dri	ve. Set	this bit	to ena	ble 2N	IB mod	les in 3	MB Be	tterHa	lf confi	guratio	on.
			1 = 0 =		enabl diable										

Copyright ©1997 Alliance Semiconductor; All rights reserved

¢

 \oplus

ProMotion-AT3D Tech Manual

Bits	Description
[4]	Dual WE DRAM select.
	1 = multiple WE. 0 = multiple CAS. Default = configuration strap MD[29], where pulldown = 1, open = 0.
[5]	Enable 128-bit graphics engine access.
	Default = 0.
	This bit MUST be set to 1.
[6]	Reserved.
	Default = configuration strap MD[23], where pulldown = 1, open = 0 .
[7]	Reserved. Default =configuration strap $MD[17]$, where pulldown = 1, open = 0.
[8]	64-bit memory bus.
	1 =64-bit memory enabled.0 =64-bit memory disabled.Default = configuration strap MD[16], where pulldown = 1, open = 0.
	Normally set by software: $0 = 1 \text{ MB}$; $1 = 2 \text{ MB}$.
[9]	EDO DRAM disable.
	1 =EDO DRAM disabled.0 =EDO DRAM enabled.Default = configuration strap MD[13], where pulldown = 1, open = 0.
[10]	Enable single cycle page mode.
	1 =Single cycle page mode enabled.0 =default.Default = configuration strap MD[12], where pulldown = 1, open = 0.
[11]	Slow DRAM refresh rate.
	1 = Refresh rate: 512 rows in 64 ms. 0 = Refresh rate: 512 rows in 8 ms.

16.6.5. DRAM timing adjust

Use this register to delay sampling time for reads from 64-bit display memory.

This register is relevant only for 64-bit reads. Do not use this in 32-bit mode.

33

Read/write:				Memory offs	et:	0C7h	
Default:				Address index	::	-	
7	6	5	4	3	2	1	0
				t	iming delay facto)r	timing adjust enable

"3D Tech Ma	nual Preliminary / Proprietary and Con
Bits	Description
[0]	DRAM timing adjust enable
	1 = enabled 0 = disabled
[3:1]	DRAM timing delay factor.
	Nominal delay is $1.2 \text{ ns} + (0.4 \text{ ns} * \text{ this field})$

16.6.6. VGA override

Use this register to force various VGA settings.

Read/ Defau	'write: lt:		r/w Oh					ry offso ss index			0C8– -	0C9h			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			diable VGA I/O	DRAM refresh disable	cursor blink	force 3C2	force DCLK	force graph-ics mode	force 8-dot	CRTC unlock	lock VGA general	lock VGA attri-bute con-troller	lock VGA graph-ics con-troller	lock VGA CRTC	lock VGA sequen-cer
Bits		Description													
[0]]	Lock V	GA seq	uencer	registe	ers 3C5								
			1 = 0 =		locke unloo										
[1]]	Lock V	GA CR	ГС regi	sters 3	D5.00-	-24h.							
			1 = 0 =		locke unloo										
[2]		1	Lock V	GA gra	phics c	ontroll	er regi	sters 30	CF.00-	08h.					
			1 = 0 = 0		locke unloo										
[3]		1	Lock V	GA attr	ibute c	ontrol	ler regi	sters 3	C0.00-	-14h.					
			1 = 0 = 0		locke unloo										
[4]]	Lock V	GA gen	ieral re	gisters	3BA, 3	C2, 30	CA, 3C0						
			1 = 0 =		locke unloo										
[5]		1	Force C	CRTC 0	-7 unlo	ock.									
			1 = 0 = This bi	t overri		led, unl		ends on 05.11[7			race er	ıd.			

Copyright @1997 Alliance Semiconductor; All rights reserved

¢

ProMotion-AT3D Tech Manual

Bits	Description					
[6]	Force 8-dot clock.					
	1 = 8-dot clock.					
	0 = disabled, clock depends on 8/9 bit.					
F =2	Clock depends on VGA register 3C5.1[0], Clocking mode.					
[7]	Force graphics mode.					
	1 = graphics mode.					
	0 = disabled, graphics-text mode depends on VGA settings. Mode depends on VGA registers 3C0.10[0], Mode Control; and 3CF.6[0],					
	Mode depends on vox registers 500.10[0], Mode Control, and 501.0[0], Miscellaneous.					
[8]	Force DCLK = VCLK. Ignores setting which permits VCLK = 1/2 DCLK.					
	l = DCLK = VCLK.					
	0 = disabled, VCLK depends on VGA settings.					
	DCLK depends on VGA register 3C5.1[3], Clocking Mode.					
[9]	Force 3C2[3:2] = 11. If this bit is enabled then 3C2[3:2] treated as 11b regardless of					
	contents. 3C3 is "Item select/miscellaneous output," described on page 124.					
	1 = 3C2[3:2] = 11b.					
	0 = disabled.					
[10]	Cursor blink. This bit is relevant only in text modes.					
	1 = cursor blink disabled.					
	0 = cursor blink enabled.					
[11]	DRAM refresh disable.					
	1 = refresh disabled.					
	0 = refresh enabled.					
[12]	Disable VGA I/O access.					
	1 = VGA I/O disabled.					
	0 = VGA I/O enabled.					

16.6.7. Host interface

This register detects VL bus or PCI bus host operation and tri-state *LDEV* operation. This register reflects values latched from configuration straps when reset is deasserted.

Read/write: r		Memory offs	et:	0CAh				
Default:		See below.		Address index	K:	-		
7	6	5	4	3	2	1	0	
				PCI 66/33	Tri-state LDEV		PCI/VL	
				cnf10	cnf25	cnf26	cnf27	

¢

ProMotion-AT3D Tech Manual

Preliminary / Proprietary and Confidential

Bits	Description
[0]	Host interface.
	1 =PCI bus.0 =VESA VL-bus.Default = configuration strap MD[27], where pulldown = 1, open = 0.
[1]	Reserved. Default =configuration strap $MD[26]$, where pulldown = 1, open = 0.
[2]	Tri-state LDEV.
	1 = <u>IDEV</u> output is a synchronous signal which is tri-stated when not actively asserted (normal for PCI configuration).
	0 = LDEV is a combinational signal which is always actively driven (normal for VL- bus configurations).
	Default = configuration strap $MD[25]$, where pulldown = 1, open = 0.
[3]	PCI 66/33.
	1 =PCI 33 MHz clock.0 =PCI 66 MHz clock.Default = configuration strap MD[10], where pulldown = 1, open = 0.

16.6.8. PCI STOP latency

Use this register to specify the maximum number of clock cycles per data phase before $\overline{\text{STOP}}$ is asserted.

Read/write: Default:	r/w Oh			Memory offso Address index		OCBh -		
7	6	5	4	3 2 1				
addditona	cycles: transadad	ctions after first 1	transaction		addditonal cycles	: first transaction	I	
Bits	Descript	tion						
[3:0]	[3:0] Additional clock cycles (0–15).over and above the 16 allowed by PCI 2.1 specification, used for the first data transaction.							
[7:4]	Additional clock cycles (0–15).over and above the 8 allowed by PCI 2.1 specification, used for subsequent data transactions.							

16.6.9. Feature connector control

Read/write:	r/w	Memory offset:	0CCh
Default:	See below.	Address index:	-

7	6	5	4	3	2	1	0
generic FC	genlock	interlace	genlock reset	genlock enable	FC disable	FC direction	VAFC/VSVPC

Copyright ©1997 Alliance Semiconductor; All rights reserved

Bits	Description
[0]	Feature connector select.
	1 = VAFC.
	0 = VSVPC.
	Default = configuration strap $MD[15]$, where pulldown = 1, open = 0.
[1]	Feature connector direction.
	1 = in.
	0 = out.
	Default = 0h.
[2]	Feature connector disable.
	1 = disabled.
	0 = enabled.
	Default = 0h. Set this bit for TV input.
[3]	Genlock enable.
	1 = enabled.
	0 = disabled.
	Default = 0h.
[4]	Genlock reset.
	1 = reset V counter only.
	0 = reset H and V counters.
	Default = Undefined.
[6:5]	Genlock interlaced control.
	1x = reserved.
	0x = auto field detect.
	Default = Undefined.
[7]	Generic feature connector enable.
	1 = enabled.
	0 = disabled
	Default = 0h.

16.6.10. Generic feature connector control

These bits are preserved if mode changes from generic mode to another and back.



This register is relevant only if feature connector mode = generic as set by M0CC[7], "Feature connector control," on page 228.

Read/write:		r/w		Memory offs	et:	0CDh		
Default:		Undefined.		Address index	::	-		
1								
7	6	5	4	3	2	1	0	
7 P[7]/VID[7]	-	5 P[5]/VID[5]	4 P[4]/VID[4]	3 P[3]/VID[3]	2 P[2]/VID[2]	1 P[1]/VID[1]	0 P[0]/VID[0]	

¢

ProMotion-AT	3D Tech Manual	Preliminary / Proprietary and Confidential
	Bits	Description
	[7:0]	Generic feature connector outputs. These bits reflect pins P[7:0]/VID[7:0], where

16.6.11. VAFC control

These bits are preserved if mode changes from VAFC to another and back.

pulldown = 1, open = 0.

- т
1

This register is relevant only if feature connector mode = VAFC (M0CC[1:0] = 10 or 01).

Read/write: Default:		r/w Undefined.		Memory offso Address index		OCEh -		
7	6	5	4	3	2	1	0	
			16-bit FC	FC format	Chromakey	GRDY	DCLK	
Bits	Descript	tion						
[0]	DCLK c	control.						
	1 = 0 = 0		K = 1/2 PCLK $K = PCLK$	•.				
[1]	GRDY o	control.						
	1 = 0 = 0		í matches video í matches BLAN					
[2]	Chromakey enable.							
	1 = 0 = 0	enabl disab						
[3]	Feature	connector fo	rmat direct.					
	1 = 0 = 0	enabl disab						
[4]	16-bit	feature conne	ctor.					
	1 = 0 = 0	enabl disab						





Figure 16.6.12 Genlock skew

Example: vertical skew = 3, horizontal skew = 4





Preliminary / Proprietary and Confidential

16.6.13. DPMS/sync control

Use this register to suspend sync signals to the monitor, and to control HSYNC for DDC implementation with VL bus configurations.



Results from reading M0D0[3:6] return pin values, not register contents.


Read/write:	r/w	Memory offset:	0D0h
Default:	Oh	Address index:	-

	1	1	i	1		1	i					
7	6	5	4	3	2	1	0					
	SCL[1]	SD4	[1:0]	SCL[0]	tri-state	VSYNC	HSYNC					
	SCE[1]	507	[1.0]	SCE[0]	HSYNC	suspend	suspend					
Bits	Descrip	tion										
[0]	DPMS]	DPMS HSYNC suspend.										
	1 =	HSYN	NC disabled.									
	0 =	HSYN	NC enabled.									
[1]	DPMS	VSYNC susper	nd.									
	1 =	VSYN	IC disabled.									
	0 =	VSYN	IC enabled.									
[2]	DDC tr	i-state HSYNO	2.									
	1 =	enabl	led.									
	0 =	disab										
	This bi	t is used for V	'L bus configu	irations, whe	re dedicated I	DC pins are 1	not available.					
[3]	SCL co	ntrol, bit 0 of	[1:0]. Bit 1 i	s 0D0[6].								
	11 =	drive	SCL pin high.									
	10 =		SCL pin low.									
	0x =	input	/tri-state.									
[5:4]	SDA co	ntrol.										
	11 =	drive	SDA pin high.									
	10 =	drive	SDA pin low.									
	0x =		/tri-state.									
	Bit [4]	is equivalent	of 1FC[16]; 1	refer to "Exter	nded/DAC stat	us," on page	178.					
[6]	SCL co	ntrol, bit 1 of	[1:0]. Bit 0 i	s 0D0[3].								
	Refer to	o 0D0[3] for	the descriptic	on of SCL cont	trol.							

16.6.14. Monitor interlace control

Refer to ProMotion application notes for programming information on interlace.

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.



16.6.15. Pixel FIFO request point

Use this register to specify the low water mark where pixel FIFO must read pixels. If set too low, underflow may result. If set too high, performance suffers. Contact Alliance for recommended settings.

Read/write:	r/w	Memory offset:	0D40D6h
Default:	See below.	Address index:	-

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			low	priori	ty req	luest p	ooint				no po	1ge br	eak reo	quest	point				pag	e brea	k requ	iest po	oint

Bits	Description
[4:0]	High priority request point—page break. Default = 14h.
[7:5]	Reserved
[12:8]	High priority request point—no page break. Default = 14h.
[15:13]	Reserved
[20:16]	Low priority request point. Default = 14h.
[23:21]	Reserved

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

 \oplus

 \oplus



Preliminary / Proprietary and Confidential

16.6.16. FIFO underflow

Use this register to determine whether or not the Video FIFO has underflowed since this register was last reset.

Read/write: Default:		r/w undefined.		Memory offs Address index		0D8h -	
7	6	5	4	3	2	1	0
							underflow
Bits	Descrip	tion					
[0]	FIFO u	nderflow.					
	1 = 0 = 0		underflow. Iderflow since i	reset.			

16.6.17. External signal timing

Use this register to disable two PCI signals, to specify the external VCLK frequency, and the number of $\overline{\text{LDEV}}$ wait states.

Read/write:	r/w	Memory offset:	0D9h
Default:	See below.	Address index:	-

7	6	5	4	3 2 1								
PCI lock disable	PCI stop disable	LDE	V wait	EPROM_WAIT								
Bits	Descript	Description										
[3:0]	EPROM	EPROM_WAIT. EPROM access timing, in MCLKs.										
	then pu	ROMEN and ROMWR pulse width are determined as follows: If EPROM_WAIT = 0 then pulse width = 4. If EPROM_WAIT \geq 1 then pulse width = [5+(EPROM_WAIT-1) ∞ 2]. Default pulse width is [5+(8-1) ∞ 2], or 19 ₁₀ MCLK.										
					T3D one MCI oMotion cont	,	re ROMEN is					
		[4 + (2 ∝	e (EPROM_W	AIT – 1))]∞	MCLK ns							
	after RO	OMEN, minus	s setup time o	of 3 ns.								
	Default	= 1000b. Al	liance recomi	nends this val	ue remain un	changed.						
[5:4]	LDEV v PCI.	<u>LDEV</u> wait states. This register bit applies only to VL bus applications, and is unused for PCI.										
	Default = 10b.											

Proprietary	and Confidential		ProMotion-AT3D Tech
Bits	Description		
[6]	Disable PCI	STOP signal.	
	1 =	STOP disabled.	
	0 =	STOP enabled.	
[7]	Disable PCI	LOCK signal.	
	1 =	LOCK disabled.	
	0 =	LOCK enabled.	

16.6.18. Enable extended registers

Use this register to enable additional mappings of existing registers.

Read/write: Default:		r/w undefined.			et: ::	ODBh -			
7	6	5	4	3	2	1	0		
				second linear aperture	coprocessor apertures	linear space	DOS space		
Bits	Descrip	tion							
[0]	Enable	extended regi	ster - DOS sp	ace.					
	1 =	enabl	.ed.						
	0 =	defau	lt.						
[1]	Enable	extended regi	sters - linear	space.					
	1 =	enabl	.ed.						
	0 =	defau	lt.						
[2]	Enable	coprocessor a	pertures.						
	1 =	enabl	ed.						
	0 =	defau	lt.						
[3]	Enable	second lineae	r aperture.						
	1 =	enabl	ed.						
	0 =	defau	lt.						

¢

ProMotion-AT3D Tech Manual




Preliminary / Proprietary and Confidential

16.6.19. Bi-endian control

Use this register enable bi-endian operations in ProMotion-aT3D modules.

Read/v Default				r/w Oh	Address: Address index:							M0D0	C—0DD	h	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				TV n	iodule	3d m	odule	2d m	odule	Pixe	data	host ap	erture 1	host ap	erture 0
D '															
Bits			Descrip												
[1:0]		I	Host ap	perture	0										
			11 =		reserv										
			10 =			t transfo									
			01 = 00 = 00			t transfo insform									
[3:2]		Ţ		oerture											
[3.2]		1	-	, ci tui c		,									
			11 = 10 =		reserv	ved. t transfo									
			10 = 01 =			t transfe									
			00 =			insform									
[5:4]		I	Pixel da	ata mo	dule tra	insform	n conti	rol							
			x1 =		transi	orm po	ssible.								
			x0 =		transf	form dis	abled.								
[7:6]		2	2D graj	phics e	ngine 1	nodule	e transf	orm co	ontrol						
			x1 =		transi	form po	ssible.								
			x0 =		transf	form dis	abled.								
[9:8]		3	3D graj	phics e	ngine t	ransfor	rm cor	trol							
			x1 =			form po									
			x0 =		transf	form dis	abled.								
[11:10)]	1	ſV mo	dule tra	nsform	n conti	ol								
			x1 =		transi	form po	ssible.								
			x0 =		transi	form dis	abled.								
[12:15	5]	I	Reserve	ed											


Document ID 11-50002 Rev. **-06. Printed 6/25/97.



16.7 Hardware cursor registers

The hardware cursor is a $64 \propto 64$ cursor at 2 bits per pixel. It is stored at any kilobyte aligned address in off-screen display memory. The cursor pattern is stored as a linear strip; the first 16 bytes represent the top row of the pattern.

Display memory



Pattern Location * 1024

Within each 16-byte row, the first 32-bit dword represents the leftmost 16 pixels. Within each dword, the low-order 2 bits represent the leftmost pixel. Of these two pixels, the low-order bit represents the XOR plane and the higher bit represents the AND plane.

Hardware cursor colors are 8-bit registers. In direct color modes they represent 3:3:2 RGB as with the ProMotion-aT3D 8-bit direct model. Full white is available.

The hardware cursor pattern display position and origin registers unit is pixels. The hardware cursor pattern base address register unit is kilobytes (KB). The pattern must be KB aligned.

16.7.1. Hardware cursor control

Use this register to enable the hardware cursor.

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.



Preliminary / Proprietary and Confidential

The ProMotion cursor bit pattern of 00 corresponds to all 0s for the software cursor defined by Microsoft Windows 3.x. A pattern of 10 is always transparent, and a pattern of 11 inverts the background unless the hardware cursor 3-color mode bit is set, in which case cursor color 3 is used.

Figure 16.7.1 Hardware cursor pattern

2-bit pixel cursor	Software	vare Hardware 2-color Hardware 3-co						
11	inv	erse	color 3					
10	transparent							
01	all 1s	all 1s color 2						
00	all Os	colo	or 1					

inverse is not available when the cursor is over the vWindow; 3-color mode is always active. Any cursor pixel with a cursor pattern of 11 uses cursor color 3 when over the vWindow.

For direct color modes each of the 8-bit cursor color registers specifies a direct color in 3:3:2 mode, with the 2 low-order register bits specifying blue.

All cursor pattern, location, and position registers are internally synchronized to the next VSYNC, so there is no need to wait for retrace to update any register. Cursor color registers are not synchronized.

Read/write:		r/w		Memory offse	t:	140h	140h -			
Default:		See below.		Address index:	:	-				
7	6	5	4	3	2	1	0			
					full color	3 color	cursor enable			
Bits	Descrip	Description								
[0]	Hardw	Hardware cursor enable. When this bit is set the cursor pattern is displayed.								
	,		0	ers index 0-17 ursor enabled.)		y resets this b	it to 0. (VGA			
[1]		Hardware cursor 3-color mode. When this bit is set a cursor pattern of 11 is displayed using cursor color 3 instead of inversion.								
	Any write to the VGA CRTC registers index 0-17 automatically resets this bit to 0. (VGA mode set does not begin with a cursor enabled.)									
[2]	Hardware cursor full color enable.									

16.7.2. Hardware cursor color 1

Use hardware cursor color registers 1–3 to specify the color of the hardware cursor.

Read/write:	r/w	Memory offset:	141h	
Default:	Undefined.	Address index:	-	

Preliminary /	Proprietary a	nd Confidenti	al			ProM	lotion-AT 3D	T3D Tech Manual		
	7	6	5	4	3	2	1	0		
				cursor	color 1					
	Bits	Descript	ion							
	[7:0]	Hardwa	re cursor col	or 1						

16.7.3. Hardware cursor color 2

Use hardware cursor color registers 1-3 to specify the color of the hardware cursor.

Read/write: Default:		r/w Undefined.		Memory offso Address index		142h -		
7	6	5	4	3	1	0		
			cursor	color 2				
Bits	Descrip	Description						
[7:0]] Hardware cursor color 2							

16.7.4. Hardware cursor color 3

Use hardware cursor color registers 1-3 to specify the color of the hardware cursor.

Read/write: Default:		r/w Undefined.			et: x:	143h -		
7	6	5	4	3	2	1	0	
			cursor	color 3				
Bits	Descrip	Description						
[7:0]	Hardware cursor color							

16.7.5. Hardware cursor pattern base address

Use this register to specify the offset in display memory of the cursor pattern data. This location is in linear kilobytes. Therefore, a register value of 001h represents display memory locations 00400–007FFh.

This register points to the top-left corner of the pattern regardless of the cursor position. Cursor patterns may be changed either by changing the pattern in display memory or simply pointing to a new pattern.



Preliminary / Proprietary and Confidential

To avoid sparkle when changing cursor patterns, write the new pattern elsewhere in memory and set the base address pointer to the new pattern location. This register is synchronized internally to the new video frame.

Read/	write:			r/w				Memory offset:					-145h			
Defau	lt:			Undefined.				Address index:				-				
15	14	13	12	11	11 10 9 8 7 6 5 4 3					2	1	0				
									pattern	location						
			-													
Bits		1	Descript	tion	on											
[11:0]]	Hardware cursor pattern location, in KB, and must be Kbyte aligned.														

16.7.6. Hardware cursor display position X

Use this register to specify the left edge of the rectangle where the cursor pattern is displayed. Where a cursor has a non-zero hotspot, the driver must adjust the display position registers accordingly for the desired display.

These values are always non-negative; use "Hardware cursor display offset Y," on page 242, to specify cursor straddling the edge(s) of the screen.

Read/ Defau	'write: lt:			r/w Undef	r/w Memory offset: Undefined. Address index:					148–149h -					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					display position x										
Bits		1	Descrip	tion	 011										
[11:0]				e cursor display position X, in pixels. This value should be set to zero when or box straddles the left edge of the screen.										

16.7.7. Hardware cursor display position Y

Use this register to specify the top edge of the rectangle where the cursor pattern is displayed

Read/ Defau	′write: lt:			r/w Undef	r/w Undefined.				ory offs ss index			14A-14Bh -			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				display position y											

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved

Preliminary / Proprietary and Confidential ProMotion-AT3D Tech Manual Bits Description

[11:0] Hardware cursor display position Y, in pixels. This value should be set to zero when the cursor box straddles the top edge of the screen.

16.7.8. Hardware cursor display offset X

Use this register to specify a starting point within the pattern where display is to begin. This register is zero unless the cursor straddles the left edge of the screen.

Read/write: Default:		r/w Undefined.		Memory offso Address index		14Ch -	
7	6	5	4	3	2	1	0
				cursor	offset x		
Bits	Bits Description						


[5:0] Hardware cursor offset X.

Use the following sample code to display a cursor with hotspot (xc,yc) at screen position (xs,ys):

xp = xs - xc yp = ys - yc

if (xp>=0) then {DispPosX=xp; DispOffX=0} else {DispPosX=0; DispOffX=-xp} if (yp>=0) then {DispPosY=yp; DispOffY=0} else {DispPosY=0; DispOffY=-yp}

Document ID 11-50002 Rev. **-06. Printed 6/25/97.




16.7.9. Hardware cursor display offset Y

Use this register to specify a starting point within the pattern where display is to begin. This register is zero unless the cursor straddles the top edge of the screen.

Read/write: Default:		r/w Undefined.		Memory offse Address index		14Dh -		
7	6	5	4	3	2	1	0	
				cursor	offset y	•		
Bits	Descrip	ion						
[5:0]	Hardwa	Hardware cursor offset Y.						

Use the following sample code to display a cursor with hotspot (xc,yc) at screen position (xs,ys):

(,,,.	
хp	= xs - 2	CC CC
ур	= ys - y	/C
if	(xp>=0)	<pre>then {DispPosX=xp; DispOffX=0}</pre>
	else	{DispPosX=0; DispOffX=-xp}
if	(yp>=0)	<pre>then {DispPosY=yp; DispOffY=0}</pre>
	else	{DispPosY=0; DispOffY=-yp}



Display

display position X



display position Y

Diagram elements not to scale.

offset X = 0offset Y=0

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

offset Y

¢



Preliminary / Proprietary and Confidential

16.8 PCI configuration registers

See also extended register M0CBh, "PCI STOP latency," described on page 228.

16.8.1. PCI vendor ID

Read/ Defau	write: lt:			r 1142	h.			Memo PCI I	ory offs /O:	et:		180— 00—0			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							vend	or ID							
Bits		J	Descrip	tion											
[15:0]	1	Vendor	ID (11	42h =	Allian	ce Sem	icondu	lctor C	orpora	tion).				
-															

16.8.2. PCI device ID



The ProMotion-aT3D device ID is the same for all versions of the AT3D. Differentiation may be made using revision number, "PCI revision ID," described on page 246.

Read/	write:			r				Memo	ory offs	et:		182-	183h		
Defau	lt:			643D	h.			PCI I	/0:			02–0	3h		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							devi	ce ID							
Bits		1	Descrip	tion											
[15:0]	I	Device	ID (64	3Dh).										

16.8.3. PCI command

Read∕ Defau	'write: lt:			r/w Oh				Memo PCI I	ory offs /O	et:		184– 04–0			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										snoop				mem space	I/O space

8

ProMotion-AT 3D Tech Manual


Bits	Description
[0]	I/O space.
	1 = enable
	0 = disable Normally this bit is se
[1]	Memory space.
L-J	1 = enable
	0 = disable
	Normally this bit is se
[4:2]	Reserved.
[5]	VGA palette snooping
	1 = enable
	0 = disable

16.8.4. PCI status

Use this register to specify the detection of parity errors, and to determine DEVSEL timing.

Read/	write:			r				Memo	ory offs	et:		186-	187h		
Defau	lt:			40h.				PCI I.	/0			06–0	7h		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
parity					DEV	/SEL									
error					tim	ing									
Bits		j	Descrip	tion											
[8:0]		1	Reserve	ed.											
[10:9]]	DEVSEI	. timin	g (read	l only)									
			Value =	= binar	y 01. T	'his coi	respon	ids to r	nediun	n speed	l addre	ss decc	de in I	CI. Re	fer to
		1	the PCI	specifi	, ication	for me	ore info	ormatio	on on I	DEVSEL	timing	g.			
[14:1	1]]	Reserve	ed.											
[15]		1	Detecte	ed parit	y error										
			1 =		error	detecte	d.								
			0 =		no pa	rity err	or.								

¢



16.8.6. Class code

PCI motherboard BIOS reads this register to determine the type of device. The read-only value returned is 300h for a graphics controller. Refer to the PCI specification for more information on class code.


Read/write:	r	Memory offset:	189–18Bh
Default:	300h	PCI I/O:	09–0Bh

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																		-	class	code			
Bits				Des	scrip	tion																	
[7:	0]			Cla	lss co	ode.	(300	h)															
[24	:8]			Re	serve	ed																	

16.8.7. Cache line size

This PCI functionality is not supported by ProMotion-aT3D.

Read/write: Default:		r 0		Memory offs PCI I/O:	et:	18Ch OCh	
7	6	5	4	3	2	1	0
Bits	Descript	tion					
[7:0]	cache li	ine size.					



16.8.9. Header type

This PCI functionality is not supported by ProMotion-aT3D.

Read/write:		r		Memory offs	et:	18Eh	
Default:		Oh		PCI I/O:		0Eh	
7	6	5	4	3	2	1	0
Bits	Descrip	tion					
[7:0]	header	type.					

16.8.10. BIST

This PCI functionality is not supported by ProMotion-aT3D.

Read/write: Default:		r 0		Memory offs PCI I/O:	et:	18Fh OFh	
7	6	5	4	3	2	1	0
Bits	Descrip	tion					
[7:0]	BIST.						

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

¢



Preliminary / Proprietary and Confidential

16.8.11. PCI memory base address

Use this register to specify the base address of the linear frame buffer.

If ProMotion memory mapped registers are mapped into linear (flat) memory space (rather than a VGA aperture), this base address must be set before setting 3C5.1B, "Remap control," on page 168.

This register can also be set via an extended I/O address, 3C5.1A.

Read/write:	r/w	Memory offset:	190–193h
Default:	Oh	PCI I/O:	10h

31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	\sim	6	5	4	3	2	1
	ba	ise a	ddres	SS																									
Bits				1)esc	ript	tion																						
[0]							/ 1					·	ead ner					t al	way	's re	tur	ns (), iı	ndio	cati	ng	Pro	Mot	ion
[23:1]			F	Rese	erve	ed.																						
[31:2	41			т		ad	dre																						

16.8.12. PCI I/O base address


Use this register to allocate area in I/O space for use by ProMotion.




ProMotion xx10 controllers did not reserve I/O space.

Read/write:	See below.	Memory offset:	194–197h
Default:	See below.	PCI I/O:	14h

31 30 29 28	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	base address
Bits	Description
[0]	I/O space indicator (read only). This bit always returns 1, indicating ProMotion requests a reserved area in I/O space.
[3:1]	Reserved (read only). Default = 000b.
[31:4]	Base address (r/w). Typically written by the system (at bootup) and read by BIOS/ driver software. Default = undefined.



16.8.14. Subsystem ID



16.8.15. Expansion ROM base address

Use this register to enable and to specify the address for on-board ROM. Refer to the PCI specification for more information.

Read/write:	r/w	Memory offset:	1B0–1B3h
Default:	See below.	PCI I/O:	30–33h

31	30	29	28	27	26 7 F	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	∞	7	9	5	4	ŝ	2	1	0
					RO	M ba	se ad	ldress	S																					ROM
Bit	ts				De	scrip	tion																							
[0]]				RC	M a	ddr	ess (ena	ble.																				

¢

Bits	Description
[15:1]	Reserved.
[31:16]	ROM base address, bits [31:16]. Set this for on-board ROM.
	Default = Ch.

Preliminary / Proprietary and Confidential

16.8.16. Interrupt line

Use this register to specify which input of the system interrupt controller(s) the device interrupt pin is connected to. This register is usually used to determine priority and vector information. Refer to the PCI specification for more information on PCI interrupts.

Read/write: Default:		r/w Oh.		Memory offse PCI I/O:	et:	1 BCh 3Ch	
7	6	5	4	3	2	1	0
			interru	ıpt line			
Bits	Descrip	tion					
[7:0]	Interru	pt line.					
		1					

16.8.17. Interrupt pin

This read-only register pre-loads at power-up/reset with the status of configuration strap MD[11], INTPIN.



Board vendors may configure the chip to request a PCI interrupt, which is appropriate for a fully Plug and Play system. However, this may cause conflicts in systems that are not PnP compliant. Board vendors may choose to disable INTPIN and claim no PCI interrupt level, since many VGA systems do not use VSYNC interrupt.

Read/write: Default:		r 1h.		Memory offse PCI I/O:	et:	1 BDh 3Dh	
7	6	5	4	3	2	1	0
							interrupt
							cnf1 1
Bits	Descript	tion					
[0]	Status c	of configuration	on strap MD[11].			
	1 =	PCI ii	nterrupt reques	ted (pin pulled	down).		
	0 =	no in	terrupt request	ed (pin open).			
			* *		down).		



16.8.18. Minimum grant

This read only register indicates the duration of the burst period ProMotion needs to gain access to the PCI bus. The unit is 1/4 of a microsecond.

Read/write: Default:		r Oh.		Memory offs PCI I/O:	et:	1 BEh 3Eh	
7	6	5	4	3	2	1	0
			minimu	ım grant			
Bits	Descrip	tion					
[7:0]	Minim	um grant. Def	fault = 0h (no	o requirement).		

16.8.19. Maximum grant

This read only register indicates how often ProMotion needs to gain access to the PCI bus.

Read/write: Default:		r Oh.		Memory offso PCI I/O:	et:	1 BFh 3 Fh	
7	6	5	4	3	2	1	0
			maximi	ım grant			
Bits	Descrip	tion					
[7:0]	Maxim	um grant. De	fault = 0h (no	o requirement	:).		

16.8.20. Enable write subsystem ID

Use this register enable overwriting of the normally read-only PCI subsystem ID register.

Read/write: Default:		see below see below		Address: PCI I/O:		M1C0h	
7	6	5	4	3	2	1	0
					dual PCI ID	subsystem device ID	subsystem vendor ID
					MD[24]		



Preliminary / Proprietary and Confidential

Bits	Description
[0]	Subsystem vendor ID. Writable, reset $= 0$.
	1 = enabled. 0 = disabled.
[1]	Subsystem device ID Writable, reset = 0.
	1 = enabled. 0 = disabled.
[2]	Enable dual PCI device IDs.
	1 = (pin pulled down). 0 = (pin open). Default = is configuration strap MD[24] where pulldown = 1, open = 0.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Preliminary / Proprietary and Confidential ProMotion-AT 3D Tech Manual

16.9 DAC registers

16.9.1. Color correction

Use this register to specify color (gamma) correction and palette RAM settiings.

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.

Read/write:		r/w		Memory offs		0E0h						
Default:		Undefined.		Address inde	x:	-						
7	6	5	4	3	2	1	0					
		host palette	host RAM	vWind	ow palette	desktoj	o palette					
Bits	Descripti	on										
[1:0]	Desktop	color correc	tion.									
	11 =	reserv	ved.									
	10 =		, .	0	31," on page 165							
	01 = 00 = 00		Primary palette prrection.	e registers 0–25	5," on page 165,	for correction						
[2.2]												
[3:2]		w color corr										
	11 = 10 =	reserv				6						
	10 = 01 =				31," on page 165 5," on page 165,							
	00 =		prrection.		-,							
[4]	Host RA	M data widt	h.									
	1 =	8-bit	Host reads all	8 bits of VGA 1	agister 3C9, Pale	tte RAM data.						
	0 =				of 3C9 as 6 high-							
	Host reads/writes 3C9 (6-bit) Host reads/writes 3C9 (8-bit)											
	igno	red / bit 7	j j bi	it 7	bit 7	←→ bit	7					
	on w	rite (
	on r	0s					_					
	011 1	cau					-					
) _{0s}								
		bit 0	★ bi	it 0	bit 0	←→ bit	0					
		host	R.	AM	host	RAI	M					
[5]	Host pal	ette select.										
	1 =	use "	Secondary pale	tte registers 0–3	31," on page 165	, for correctio	n.					
	0 =				5," on page 165,							
	IS Thi	s bit determi	nes the palet	te for host I/0	O and not for o	iisplay.						
[6]	Reserved	-										

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



Preliminary / Proprietary and Confidential

16.9.2. DAC control

Use this register to specify ProMotion-aT3D internal DAC settings.

Writing to VGA register 3D5.00, Horizontal Total, resets this register unless autoreset is disabled. Refer to 3D5.1E, "Extended CRTC autoreset," on page 183, for a description of the autoreset feature.

Read/write: Default:		r/w Undefined.			:	0E4h -		
7	6	5	4	3	2	1	0	
				DAC power	boost		blanking	
Bits	Descripti	on						
[0]	Blanking	g pedestal en	able.					
	1 = 0 = 0	enabl disab						
[1]	Reserved	d.						
[2]	Overcur	rent boost.						
	1 = 0 = This bit	minir	num 1. num 0. whether the	e minimimum o	vercurrent i	ncrement is 0	or 1.	
	Refer to	"Overcurren	t red," on j	page 254, for a c	lescription o	of how to use	this bit.	
[3]	DAC pov	wer off.						
	1 = 0 = 0	powe						

16.9.3. Overcurrent red

Use overcurrent registers 0E5, 0E6, and 0E7h to specify brightness and tint within the vWindow. Overcurrent registers offer separate control of red, green, and blue tints, respectively, within the vWindow, without altering the color of the desktop.


Use identical R = G = B overcurrent levels for altering overall brightness; use dissimilar red, green, and blue levels for altering tint.

Each tint value determines extra current added to that color's brightness in the DAC, in increments of 8 LSBs. The default range is 0-7 increments. ProMotion's overcurrent boost feature adds 8 LSBs to all three colors, for a boosted range of 1-8 increments. Enable overcurrent boost with 0E4[2], "DAC control," on page 254.

Maximum tint (with boost enabled) produces an overall 25% boost to brightness: 8 increments multiplied by 8 LSBs equals 64 LSBs added to a base brightness value of 255 LSBs.



Linear current change does not necessarily give the perception of linear color change from the display.



Read/write: Default:		r/w Undefined.		Memory offs Address index		0E5h -	
7	6	5	4	3	2	1	0
			red boost				
Bits	Descrip	tion					
[5:3]	Red vV	Vindow boost					
[2:0]	Reserv	ed.					

16.9.4. Overcurrent green

Use overcurrent registers to specify brightness and tint within the vWindow. Refer to "Overcurrent red," on page 254. for a discuusion of overcurrent registers.

Alliance recommends using only lower increments of boost (0–4) to prevent overdriving monitors which lack protective circuitry.

Read/write: Default:		r/w Undefined.		Memory offs Address index		0E6h -	
7	6	5	4	3	2	1	0
			green boost				
Bits	Descrip	ion					
[5:3]	Green v	Window boc	ost.				
[2:0]	Reserve	d.					

16.9.5. Overcurrent blue

Use overcurrent registers to specify brightness and tint within the vWindow. Refer to "Overcurrent red," on page 254. for a discuusion of overcurrent registers.

Alliance recommends using only lower increments of boost (0-4) to prevent overdriving monitors which lack protective circuitry.

T3D Tech Manu	al			Prelin	ninary / I	Proprietary and	l Confide
Read/write: Default:		r/w Undefined.		Memory offset Address index:	:	0E7h -	
7	6	5	4	3	2	1	0
			blue boost				
Bits	Descri	otion					
[5:3]	Blue v	Window boos	t.				
[2:0]	Reserv	red.					

16.10 Clock registers and formulas

Generate MCLK and VCLK rates using formulas a-e below with the values in the following register bits as variables.

Variable	Range	MCLK	Programmable VCLK	VCLK default 0	VCLK default 1
Numerator (N)	8 [†] to 127	0E8 [22:16]	0EC [22:16]	OF0 [22:16]	0F4 [22:16]
Denominator (M)	1 to 5	0E8 [14:8]	0EC [14:8]	OF0 [14:8]	0F4 [14:8]
Postscaler (L)	0 to 3	0E8 [3:2]	0EC [3:2]	OF0 [3:2]	0F4 [3:2]

 \dagger = Alliance recommends values from 8–127 although the full range is 0–127.



Alliance recommends using the lowest feasable value of M. Higher values decrease output clock stability.

- a. Clock frequency: $F_{OUT} = \frac{(N+1)(F_{REF})}{(M+1)(2^L)}$
- b. F_{REF} range: 8 MHz–20 MHz (Alliance strongly recommends 14.318 MHz.)
- c. VCO range: 185 MHz-370 MHz
- d. $F_{VCO} = (F_{OUT})(2^L)$
- e. $\frac{F_{VCO}}{(N+1)}$ and $\frac{F_{REF}}{(M+1)}$ range > 2mHz

Setting VCO frequency:

1. Determine the integer value of L which yields an acceptable VCO frequency:

$$185 \text{ MHz} < (F_{OUT}) (2^{L}) < 370 \text{ MHz}$$


 $\log_2(185 \text{ MHz}) - \log_2(F_{\text{OUT}}) < L < \log_2(370 \text{ MHz}) - \log_2(F_{\text{OUT}})$

2. Determine values of M and N which generate F_{VCO} within 0.5% of desired frequency. Any values which yield the correct ratio and which satisfy (e) above are acceptable.

$$F_{VCO} = \frac{(N+1)}{(M+1)} (F_{REF})$$
$$\frac{(N+1)}{(M+1)} = \frac{F_{VCO}}{F_{REF}} = \frac{(F_{OUT}) (2^{L})}{F_{REF}}$$

 Visually test output PLL parameters at room, cold, and hot termperature to verify stability.

16.10.1.	MCI K con	MCLK control											
	Use this regist		ify MCLK se	ettings.									
	Read/write: Default:		r/w. See below.		Memory offset: Address index:		0E8h -						
	7	6	5	4	3	2	1	0					
	speed		F	1	I		power off	bypass					
	<u> </u>				1		cnf21	cnf2 1					
	Bits	Descript	tion										
	[0]	MCLK I	oypass.										
			enabi = configurat	-	[21], where p ption controlle		-	rap MD[21]					
	[1]	MCT Z -											
	[*]	1 = 0 = Default	powe = configurat	-	[21], where p otion controlle		*	rap MD[21]					
	[3:2]	1 = 0 = Default determ	powo powo = configurat ines four bits	er on. tion strap MD	otion controlle		*	rap MD[21]					
		1 = 0 = Default determ	poww poww = configurat ines four bits postscaler (L) Post Post Post	er on. tion strap MD of the ProMc . MCLK divid divide MCLK Vo divide MCLK Vo divide MCLK Vo	otion controlle	r: 0E8[1:0] a 8. 4. 2.	*	rap MD[21]					
		1 = 0 = Default determ MCLK I 11 = 10 = 01 = 00 = Default	powe powe = configurat ines four bits postscaler (L) Post Post Post = 00b.	er on. tion strap MD of the ProMo . MCLK divid divide MCLK Vo divide MCLK Vo divide MCLK Vo divide MCLK Vo	ed by 2 ^L . CO frequency by CO frequency by CO frequency by	r: 0E8[1:0] a 8. 4. 2. 1.	nd 0EC[1:0].	rap MD[21]					
	[3:2]	1 = 0 = Default determ MCLK p 11 = 10 = 00 = Default MCLK f 111 = 110 = 101 = 011 = 011 = 011 = 010 = 001 = 000 =	powe powe = configuration postscaler (L) Post Post Post = 00b. requency ran MCL MCL MCL MCL MCL MCL	er on. tion strap MD of the ProMo . MCLK divid divide MCLK Vo divide MCLK Vo divide MCLK Vo divide MCLK Vo	tion controlle ed by 2 ^L . CO frequency by CO frequency by CO frequency by CO frequency by	r: 0E8[1:0] a 8. 4. 2. 1.	nd 0EC[1:0].	rap MD[21					



16.10.3. MCLK numerator

Use this register to specify MCLK numerator.

Read/write:		r/w.			et:	0EAh		
Default:	undefined			Address index	:	-		
7	6	5	4	3	2	1	0	
			M	CLK numerator (N).	•		

Bits	Description
[6:0]	MCLK numerator (N).
[7]	reserved

16.10.4. VCLK control

Use this register to specify programmable VLCK settings.

Read/write:		r/w		Memory offse	et:	0ECh	
Default:	Undefined. Address index:		-				
7	6	5	4	3	2	1	0
resync		F		1	L	power off	bypass
						cnf2 1	cnf21



Preliminary / Proprietary and Confidential


pass VCLK. hable VCLK. iration strap MD[21], where pulldown = 1, open = 0. Strap MD[21] bits of the ProMotion controller: 0E8[1:0] and 0EC[1:0].
ower off. ower on. iration strap MD[21], where pulldown = 1, open = 0. Strap MD[21] oits of the ProMotion controller: 0E8[1:0] and 0EC[1:0].
L).
ost divide VCLK VCO by 8. ost divide VCLK VCO by 4. ost divide VCLK VCO by 2. ost divide VCLK VCO by 1. red.
ange (F). Contact Alliance for proper values for F.
CLK range 7. CLK range 6. CLK range 5. CLK range 4. CLK range 3. CLK range 2. CLK range 1. CLK range 0.
ange, after other settings are complete write 0 then write 1.
ć

16.10.5. VCLK denominator

Use this register to specify VCLK denominator.

Read/write: Default:		r/w Memory offset: Undefined. Address index:			OEDh -		
7	6	5	4	3	2	1	0
			·	М			
Bits	Descript	tion					
[6:0]	VCLK d	lenominator ((M).				
[7]	Reserve	ed.					

¢



16.10.7. VCLK default 0 control

Use this register to specify default 0 settings for VCLK. Specify use of VCLK default 0 with VGA register 3C2 [3:2], Item select/miscellaneous output.

Read/write: Default:				Memory offse Address index		OFOh -		
7	6	5	4	3	2	1	0	
	F			L		0	0	
Bits	Descript	ion						
[0]	Reserved. This bit must be set to 0.							
[1]	Reserve This	d. bit must be s	et to 0.					
[3:2]	VCLK d	efault 0 post	scaler (L).					
	11 = 10 = 01 = 00 = 00 = 00 = 00 = 00 =	Post Post	divide VCLK V divide VCLK V divide VCLK V divide VCLK V divide VCLK V 1.	CO by 4. CO by 2.				

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

¢

Bits	Description	
[6:4]	VCLK defaul	t 0 frequency range (F). Contact Alliance for proper values for F
	111 =	VCLK range 7.
	110 =	VCLK range 6.
	101 =	VCLK range 5.
	100 =	VCLK range 4.
	011 =	VCLK range 3.
	010 =	VCLK range 2.
	001 =	VCLK range 1.
	000 =	VCLK range 0.
	Default = 10	00b.
[7]	Reserved.	

16.10.8. VCLK default 0 denominator

Use this register to specify default 0 settings for VCLK. Specify use of VCLK default 0 with VGA register 3C2 [3:2], Item select/miscellaneous output.

Read/write: Default:		r/w See below.		Memory offs Address index		0F1h -			
7	6	5	4	3	2	1	0		
				М					
Bits	Descrip	tion							
[6:0]	VCLK o	VCLK default 0 denominator (M).							
[7]	Reserve	Reserved.							

16.10.9. VCLK default 0 numerator

Use this register to specify default 0 settings for VCLK. Specify use of VCLK default 0 with VGA register 3C2 [3:2], Item select/miscellaneous output.

Read/write: Default:		r/w See below.		Memory offs Address index		0F2h -		
7	6	5	4	3	2	1	0	
				Ν				
Bits	Descrip	tion						
[6:0]	VCLK d	VCLK default 0 numerator (N).						
[7]	Reserve	Reserved.						

Preliminary / Proprietary and Confidential



16.10.10. VCLK default 1 control

Use this register to specify default 1 settings for VCLK. Specify use of VCLK default 1 with VGA register 3C2 [3:2], Item select/miscellaneous output.

Read/write: Default:						0F4—0F7h -		
7	6	5	4	3	2	1	0	
		F		L				
Bits	Descrip	tion						
[0]	Reserve	ed.						
	This	bit must be s	set to 0.					
[1]	Reserve	ed.						
	This	bit must be s	set to 0.					
[3:2]	VCLK d	lefault 1 post	scaler (L).					
	11 =	Post	divide VCLK VO	CO by 8.				
	10 =	Post	divide VCLK VO	CO by 4.				
	01 =	Post	divide VCLK VO	CO by 2.				
	00 =		divide VCLK VO	CO by 1.				
	Default	= Undefine	d.					
[6:4]	VCLK d	lefault 1 freq	uency range (F). Contact Allia	nce for pro	oper values for	F.	
	111 =	VCL	K range 7.					
	110 =	VCL	K range 6.					
	101 =	VCL	K range 5.					
	100 =	VCL	K range 4.					
	011 =		K range 3.					
	010 =	VCL	K range 2.					
	001 =	VCL	K range 1.					
	000 =	VCL	K range 0.					
	Default	= 100b.	-					
[7]	Reserve	ed.						

16.10.11. VCLK default 1 denominator

Use this register to specify default 1 settings for VCLK. Specify use of VCLK default 1 with VGA register 3C2 [3:2], Item select/miscellaneous output.

Read/write: Default:		r/w Undefined.		Memory offs Address index		0F4—0F7h -	
Deluurt.		Onacimica.					
7	6	5	4	3	2	1	0
	М						

263



Preliminary / Proprietary and Confidential

Bits	Description
[6:0]	VCLK default 1 denominator (M).
[7]	Reserved.

16.10.12. VCLK default 1 numerator

Use this register to specify default 1 settings for VCLK. Specify use of VCLK default 1 with VGA register 3C2 [3:2], Item select/miscellaneous output.

Read/write: Default:		r/w Undefined.		Memory offse Address index		0F40F7h -		
7	6	5	4	3	2	1	0	
		N						
Bits	Descrip	tion						
[6:0]	VCLK c	VCLK default 1 numerator (N).						
[7]	Reserve	Reserved.						

¢

Preliminary / Proprietary and Confidential

16.11 General purpose I/O registers

16.11.1. GPIO control

Use this register to override normal function of GPIO pins.

Read/write: Default:		r/w Undefined.		Address: Address index	::	M1F0h -	
7	6	5	4	3	2	1	0
GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO 1	GPIO 0

Bits	Description	
[0]	GPIO pin 0.	
	1 =	enabled
	0 =	disabled
[1]	GPIO pin 1.	
	1 =	enabled
	0 =	disabled
[2]	GPIO pin 2.	
	1 =	enabled
	0 =	disabled
[3]	GPIO pin 3.	
	1 =	enabled
	0 =	disabled
[4]	GPIO pin 4.	
	1 =	enabled
	0 =	disabled
[5]	GPIO pin 5.	
	1 =	enabled
	0 =	disabled
[6]	GPIO pin 6.	
	1 =	enabled
	0 =	disabled
[7]	GPIO pin 7.	
	1 =	enabled
	0 =	disabled

16.11.2. GPIO direction

Use this register to enable output on the GPIO pins. This register is relevant only if you have set GPIO control.

AT3D Tech Man	ual		*****	Preli	minary / Pı	roprietary and	l Confiden
Read/write: Default:		r/w Undefined.		Address: Address index	:	M1F1h -	
7	6	5	4	3	2	1	0
GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO 1	GPIO (
Bits	Descrip	tion					
[0]		in 0 direction.					
	1 = 0 = 0	output input	t				
[1]	GPIO p	in 1 direction.					
	1 = 0 = 0	output input	t				
[2]	GPIO p	in 2 direction.					
	1 = 0 = 0	output input	t				
[3]	GPIO p	in 3 direction.					
	1 = 0 = 0	output input	t				
[4]	GPIO p	in 4 direction.					
	1 = 0 =	output input	t				
[5]	GPIO p	in 5 direction.					
	1 = 0 = 0	output input	t				
[6]	GPIO p	in 6 direction.					
	1 = 0 = 0	output input	t				
[7]		in 7 direction.					
	1 = 0 = 0	output input					

16.11.3. GPIO level

Use this register to set drive level for GPIO pins that are configured as ouputs via "GPIO direction," on page 265..

Read/write:	r/w	Address:	M1F2h
Default:	Undefined.	Address index:	-

7	6	5	4	3	2	1	0
GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO 1	GPIO 0

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved

¢

Description GPIO pin 0 1 = 0 = GPIO pin 1	level. drive pin high drive pin low
1 = 0 = 0	drive pin high
0 =	
	drive pin low
GPIO pin 1	
	level.
1 =	drive pin high
0 =	drive pin low
GPIO pin 2	level.
1 =	drive pin high
0 =	drive pin low
GPIO pin 3	level.
1 -	drive pin high
	drive pin low
	*
-	
	drive pin high
0 =	drive pin low
GPIO pin 5	level.
1 =	drive pin high
0 =	drive pin low
GPIO pin 6	level.
1 =	drive pin high
0 =	drive pin low
GPIO pin 7	*
-	drive pin high
	drive pin low
	GPIO pin 2 1 = 0 = GPIO pin 3 1 = 0 = GPIO pin 4 1 = 0 = GPIO pin 5 1 = 0 = GPIO pin 6 1 = 0 =

16.11.4. GPIO readback

Use this register to read the real-world drive level on GPIO pins, regardless of the function or bit settings.


	Read/write: Default:		r Undefined.		Address: Address index		M1F3h -	
	7	6	5	4	3	2	1	0
Ì	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2	GPIO 1	GPIO 0

ProMotion-AT3D Tech Manual

Preliminary / Proprietary and Confidential

Bits	Description	
[0]	GPIO pin (0 status.
	1 =	driven high
	0 =	driven low
[1]	GPIO pin	1 status.
	1 =	driven high
	0 =	driven low
[2]	GPIO pin 2	2 status.
	1 =	driven high
	0 =	driven low
[3]	GPIO pin 3	3 status.
	1 =	driven high
	0 =	driven low
[4]	GPIO pin 4	4 status.
	1 =	driven high
	0 =	driven low
[5]	GPIO pin S	5 status.
	1 =	driven high
	0 =	driven low
[6]	GPIO pin 6	6 status.
	1 =	driven high
	0 =	driven low
[7]	GPIO pin 7	7 status.
	1 =	driven high
	0 =	driven low

Preliminary / Proprietary and Confidential



16.12 VMI+ host port registers

For a description of the VMI+ physical connector, refer to "Recommended VMI+ interface," described on page 319.

The VMI+ host port appears at the ProMotion register locations specified by "Remap control," described on page 168.

16.12.1. VMI+ host port 0 control

Use this register to specify host port 0 configuration.

Read/write:		r/w		Address:		M100h	
Default:		Undefined.		Address index	K:	-	
7	6	5	4	3	2	1	0
		port O	width	port 0 retry	port 0 access type	port 0 repeat	port 0 host control
Bits	Descript	tion					
[0]	Port 0 e	enable.					
	1 = 0 = 0	1	0 enabled 0 disabled				
[1]	Port 0 r	repeat					
	1 =		VMI 1h address MI+ host port			VMI device add	dress specified
	0 =	VMI	1K address spac	e is mapped to	the 64K VMI d	evice space acco ed on page 270	
[2]	Port 0 a	access type					
	1 = 0 = 0		rola (DS , R/W) (AEN, IOR, IOV				
[3]	Port 0 r	etry.					
	1 = 0 = Setting devices		led	ı to do memo	ory cycles after	r timeout, for	slow VMI
	DS Th	is functionali	ty requires ad	ditional glue	logic.		
[5:4]	Port 0 v	width					
	1 x = 01 = 00 =		ved it data port wid data port width				

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

¢



Preliminary / Proprietary and Confidential

16.12.2. VMI+ host port 0 timing

Use this register to specify command pulse width and timeout parameters for host port 0.

Read/write: Default:	efault: Undefined. Address index: - 7 6 5 4 3 2 1 port 0 time-out port 0 pulse width						
7	6	5	4	3	2	1	0
	port 0	time-out			port 0 pi	ılse width	
Bits	Descrip	tion					
[3:0]	Port co	mmand puls	e width.				
[7:4]			,	nction with M	100[3], "VMI	+ host port	0 control,"

16.12.3. VMI+ host port 0 index offset

Use this register to specify locations within the VMI device to be mapped to the VMI port.

Setting M100[1] causes any access to the VMI+ host 0 port to generate an access to the VMI+ device 0 at the address specified by this register. When M100[1] is not set then bits [15:14] of this register are concatenated with the actual offset within the VMI+ port 0 to generate an address to the VMI+ device 0.

Read/	write:	Undefined. Address index: -													
Defau	lt:			Undef	ined.			Addre	ss index	:	-				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						hos	st port 0	index of	fset						
Bits]	Descrip	tion											
[15:0]	1	ndex o	offset.											

16.12.4. VMI+ host port 1 control

Use this register to specify port 1 configuration.

Read/write:	r/w	Address:	M104h	
Default:	Undefined.	Address index:	-	

270

Preliminary / Proprietary and Confidential

7	6	5	4	3	2	1	0
		port	1 width	port 1 retry	port 1 access type	port 1 repeat	port 1 host control
Bits	Descripti	on					
[0]	Port 1 er	nable.					
	1 = 0 = 0	1	1 enabled 1 disabled				
[1]	Port 1 re	epeat					
	1 =			ess space is ,mapp			lress specified
	0 =	VMI	1K address sp	rt 1 index offset,' ace is mapped to lost port 1 index	the 64K VMI d	evice space acco	
[2]	Port 1 ac	cess type					
	1 = 0 = 0		orola (DS , R/ V (AEN, IOR, IO	/			
[3]	Port 01 1	retry.					
	1 = 0 = Setting the devices.	enat disal his bit frees	oled	on to do memo	ory cycles after	r timeout, for	slow VMI
	🗊 This	functional	ity requires a	additional glue	logic.		
[5:4]	Port 1 w	idth					
	1 x = 01 = 00 =		rved bit data port wid t data port wid				

16.12.5. VMI+ host port 1 timing

Use this register to specify command pulse width and timeout parameters for host port 1.

Read/write: Default:		r/w Undefined.		Address: Address index:		M105h -	
7	6	5	4	3	2	1	0
	port 1 t	ime-out	•		port 1 p	ulse width	•
Bits	Descrip	tion					
[3:0]	Port co	mmand puls	e width.				
[7:4]		time-out. Set ed on page 2	,	nction with M10	0[3], "VM	I+ host port 1	l control,"

¢

ProMotion-AT3D Tech Manual



Preliminary / Proprietary and Confidential

16.12.6. VMI+ host port 1 index offset

Use this register to specify locations within the VMI device to be mapped to the VMI port.

Setting M104[1] causes any access to the VMI+ host 1 port to generate an access to the VMI+ device 1 at the address specified by this register. When M104[1] is not set then bits [15:14] of this register are concatenated with the actual offset within the VMI+ port 1 to generate an address to the VMI+ device 1.

Read/	write:			r/w				Addre	ss:			M106	5-107h		
Defau	lt:			Undef	ined.			Addre	ss index	K:		-			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						ho	st port 1	index of	ffset						
Bits		J	Descrip	tion											
[15:0]	I	index o	offset.											

Preliminary / Proprietary and Confidential



16.13 THP interface registers

For a description of the THP connector, refer to "Recommended 3Dfx THP interface," described on page 317.

16.13.1. THP control

Use this register enable THP mode and other shared-memory modes.

Read/write: Default:		r/w Undefined.		Address: Address index		M110h -			
7	6	5	4	3	2	1	0		
						THP	control		
						MD[9]	MD[8]		
Bits	Descript	ion							
[1:0]	THP coi	ntrol							
	11 =	3Dfx	(PUMA)						
	10 =			hitecture (UMA	.)				
	01 =		d frame buffer		·				
	00 =	none		· /					
[15:2]	Reserve	d.							


16.13.2. Slave request high timing

Use this register specify how long AT3D waits to convert a low-priority request to high-priority in UMA mode.

Read/write:		r/w		Address:	M112h				
Default:		Undefined.			:	-			
7	6	5	4	3	2	1	0		
			slave request	: high timing					
Bits	Descrip	Description							
[7:0]	Slave re	Slave request high timing, in MCLKs.							

16.13.3. Slave grant high timing

Use this register specify how long AT3D holds the bus after a grant is taken away, in 3Dfx and UMA modes.




16.13.4. Serial input

Use this register to determine the latest serial word captured by the serial input port.

Read/ Defau	′write: lt:	r r Undefined.		Address: Address index:				M1F4—1F5h -							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							serial	word							
Bits]	Descript	tion											
[15:0]	9	Serial w	vord											

 \oplus

Preliminary / Proprietary and Confidential



16.14 VMI+ video port registers

For a description of the physical VMI+ connector, refer to "Recommended VMI+ interface," described on page 319.

16.14.1. VMI+ video port control

Use this register to configure the VMI+ port.

Read/write:	r/w	Address:	M120–123h
Default:	Undefined.	Address index:	-

Bits	Description							
[0]	VMI+ video port enable.							
	1 =VMI+ video port enabled.0 =VMI+ disabled.							
[1]	Double frame buffers. Use this bit to enable double-buffered operation in conjun- with "VMI+ video port base address 1," on page 279.	ction						
	1 =double buffering.0 =single buffering.							
[2]	Horizontal filtering. Alliance recommends this bit always be set.							
	1 =horizontal filter on.0 =no filter.							
[5:3]	Decimation horizontal.							
	101-111 = reserved. 100 = 16X decimation. 011 = 8X decimation. 010 = 4X decimation. 001 = 2X decimation. 000 = pass through.							
[8:6]	Decimation vertical.							
	101-111 = reserved. 011 = 8X decimation. 010 = 4X decimation. 001 = 2X decimation. 000 = pass through.							
[12:9]	FIFO trip point, in quad-words. Valid values are 0000–0111b.							
	Use this field to set the FIFO count (number of FIFO entries: $0-8_{10}$) which causes contents to be written to memory.	FIFC						

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved

Œ

 \Rightarrow



Preliminary / Proprietary and Confidential

Bits	Description	
[14:13]	Reserved.	
[15]	Invert pixe	l qualifier. Set this bit if pixel qualifier is active low.
	1 = 0 = 0	inverted. normal.
[16]	Divide clo	ck. Set this bit when using VMI
	1 =	accept data every clock cycle.
<u></u>	= 0	accept data qualified by bit 15, above. erlace. Set this bit if source data is interlaced.
[17]	1 =	input signal interlaced.
	0 =	input signal non-interlaced.
[18]	Invert XOI	DD pin. Set to 1 if input signal is active LOW
	1 =	input signal active LOW.
[19]	0 =	input signal active HIGH. YNC pin. Set to 1 if input signal is active LOW
	1 =	input signal active LOW.
	1 = 0 = 0	input signal active HIGH.
[20]	Invert XVS	YNC pin. Set to 1 if input signal is active LOW
	1 =	input signal active LOW.
[21]	0 =	input signal active HIGH.
[21]	1 =	Set this bit to use internally-generated odd field. internally generate odd field.
	1 = 0 =	use external XODD pin.
[22]	Internal ho	orizontal blank.
	1 =	internally generate signal.
[23]	0 =	use signal from feature conector pin
[23]	1 =	internally generate signal.
	1 = 0 = 0	use signal from feature conector pin.
[24]	Sample HS	YNC.
	1 =	on falling VSYNC.
[25]	0 =	on rising VSYNC.
[23]	Reset pixel 1 =	on falling HSYNC.
	1 = 0 = 0	on rising HSYNC.
[26]	Increment	line counter.
	1 =	on rising HSYNC.
[27]	0 =	on falling HSYNC.
[27]	Reset line o	on falling HSYNC.
	1 = 0 = 0	on rising VSYNC.
[28]	Swap U &	V data in memory.
	1 =	U & V data memory locations swapped.
	0 =	normal U and V.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved


Bits	Description							
[29]	Swap odd a	Swap odd and even lines in memory.						
	1 = 0 = 0	top line VIP buffer even. top line VIP buffer odd.						
[30]	tive data. Set this bit when decoder delivers active signal for frame buffer							
	1 =	active signal.						
	0 =	BLANK signal.						
[31]	Invert TVC	LK input.						
	1 =	invert TVCLK.						
	0 =	normal TVCLK.						

16.14.2. VMI+ video input port pitch

Use this register to set the number of bytes between rows of interlaced lines in TV buffer.

Read/ Defaul			r∕w Undefined.			Address: Address index:			M124-125h -						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			VMI+ video port pitch												
		1 58 2:0 must be 0													
Bits]	Descript	tion											
[14:0]]	1	VMI+ v	video p	ort pit	ch (by	tes).								
		us Bits 2:0 must be 0													
[15]		Reserved													

Figure 16.14.2 VMI video port pitch





Preliminary / Proprietary and Confidential

16.14.3. VMI+ FIFO status

Use this register to detect whether the FIFO overflow condition has ocurred.




This register is reset when read.

Read/write:		r		Address:		M127h			
Default:		Oh		Address index	:	-			
7	6	5	4	3	2	1	0		
overflow status									
Bits	Descrip	tion							
[6:0]	Reserve	ed							
[7]	FIFO o	verflow status	5						
	1 =	FIFO	overflow						
	0 =	no o	verflow since r	eset/power-up					

16.14.4. VMI+ video port base address 0

Use this register to set the memory location for the start of the first line in the primary VIP buffer $% \left({{{\left[{{{\rm{T}}_{\rm{T}}} \right]}_{\rm{T}}}_{\rm{T}}} \right)$

Read/write:	r/w	Address:	M128–12Ah
Default:	Undefined.	Address index:	-



Bits	Description				
[18:0]	VMI+ base address 0.				
	🕼 Bits 2:0 must be 0				
[23:19]	Reserved.				



ProMotion-AT3D Tech Manual

16.14.5. VMI+ video port base address 1

Use this register to set the memory location for the start of the first line in the second VIP buffer. To use double buffering you must set bit M120[15],"VMI+ video port control," described on page 275.

	d/w ault:	rite:				r/w Und	/ lefine	ed.					ress: ress	index	:			М1 -	2C	1 2 E h	l		
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Base address 1																		
Bits	5			Des	scrip	tion																	
[18	:0]			VMI+ base address1.																			
				፲፮ Bits 2:0 must be 0																			
[23	:19]		Reserved.																				

16.14.6. Video input cropping boundary left

Use this register to set the left boundary of the video input active area. For example, this register may be used to crop the overscan area of a television signal, leaving only an active area of meaningful data.


Figure 16.14.6, "Video input cropping boundaries," on page 280, shows the relationship of the four cropping boundaries.



The cropped area may extend into the active signal, allowing isolation of any rectangular area from the input signal for processing by the ProMotion controller.

Read/	write:			r/w				Addre	ss:		M130–131h						
Defau	lt:			Undef	ined.			Addre	ss inde	K:		-					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
								crop	ping b	oundar	y left						
Bits		1	Descrip	tion													

Bits	Description
[11:0]	Cropping boundary left, in TVCLKs.
[15:12]	Reserved.



16.14.7. Video input cropping boundary top

ProMotion-AT3D Tech Manual

Use this register to set the top boundary of the video input active area. Refer to the figure and discussion under "Video input cropping boundary left," on page 279.

Read/write: r/w Default: Undefined								Addre Addre	ss: ss index		M132–133h -						
Deluu				Onder	incu.			nunc	55 much	•							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
								crop	ping bo	-							
Bits Description																	
[11:0]	:0] Cropping boundary top, in scan lines.																
[15:1	2]	I	Reserve	d.													

16.14.8. Video input cropping boundary right

Use this register to set the right boundary of the video input active area. Refer to the figure and discussion under "Video input cropping boundary left," on page 279.

Read/write:	r/w	Address:	M134–135h
Default:	Undefined.	Address index:	-

Preliminary /1	Proprie	tary ar	1d Con	fidenti	al			* =				ProM	otion-	AT 3D	Tech N	Manual
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									cropp	ing bo	undary	/ right				
	Bits]	Descrip	tion											
	[9:0]		(Croppi	ng bou	ndary	right, i	n TVC	LKs.							
	[15:1	0]]	Reserve	ed.											
	[15:1	0]]	Reserve	ed.											

16.14.9. Video input cropping boundary bottom

Use this register to set the bottom boundary of the video input active area. Refer to the figure and discussion under "Video input cropping boundary left," on page 279.

Read/write: r/w Default: Undefined								Addre	ss: ss index		M136–137h -						
Delau	11:			Under	ined.			Addre	ss maex			-					
15	14	13	12	11	10	9	8	8 7 6 5 4 3 2									
								croppi	ng bou	ndary	botton	1					
Bits]	Descrip	tion													
[9:0]			VMI+ vertical active total														
[15:1	0]]	Reserved.														

¢

ProMotion-AT3D Tech Manual



Preliminary / Proprietary and Confidential

16.15 3D rendering engine registers

16.15.1. Polygon engine control 0

Use this register enable various 3D control settings.

Read/write:	r/w	Address:	M300-303h
Default:	[27:26] =0	Address index:	-
	others undefined.		

ts ts to the second sec	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
nding box contre re-interpolation w-angle line cor w-angle line cor MIPMap enable Z-buffer wite Z-buffer wite iter alpha enable fog enable lighting enable oud shading enable e transparency en texture enable e address jitter er texture enable ULUT load cycle	nding box contre re-interpolation re-unterpolation AIIPMap enable Z-buffer vite Z-buffer vite z-buffer read rice alpha enable lighting enable lighting enable interving e feed-forward ai data dithering e addres fitter er enable dates dithering e addres fitter er enable texture enable dates start enable
re-interpolati w-angle line O clipping emo AIPMap emo Z-buffer write Z-buffer write Z-buffer write z-buffer ercaio (tz abple fog enable lighting enable lighting enable ighting enable aud shading e teed-forwarce address jitterin e address jitter texture enable (LUT load cyv)	it re-interpolation low-angle line cor 3D clipping enable MIPMap enable Z-buffer write Z-buffer write Z-buffer read wettex alpha enable destination form at destination form at lighting enable lighting enable re teansparency en lie transparency en re tead dithering e te data dithering e re address jitter er texture enable TLUT load cycle TLUT load cycle D quick start enable
low-angle line cc 3D clipping enable MITPMap enable Z-bufffer tiled Z-bufffer tiled ertex alpha enable fog enable lighting enable lighting enable re transpurency v re feed-lowward e texture enable texture enable texture enable texture enable texture enable texture enable	low-angle line 3D clipping end Z-buffer tilke Z-buffer tread ertex alpha end ertex alpha end festination form feg endble lighting endbl lighting endbl irread studing end lighting endbl erter trensparency tre terensparency tre te
address jitter texture enable LUT load cycl	address jitter texture enable LUT load cycl quick start ene
e eno	texture enal TLUT load c D quick start
oad	TLUT load c D quick start
	D quick start

Bits	Description
[0]	Reserved
[2:1]	3D quick start.
	11 =enabled, polygon strips.10 =enabled, polygon lists.0x =disabled.Polygon lists start automatically every 3 vertices, polygon strips start automatically onthe 3rd and every subsequent vertex
[3]	TLUT load cycle.
	1 = enabled. 0 = disabled.
[4]	Texture mapping.
	1 = enabled. 0 = disabled.
[5]	Texture address jitter.
	1 = enabled. 0 = disabled.
[6]	Texture data dithering.
	1 = enabled. 0 = disabled.
[7]	Texture data dithering mode.
	1 =feed forward.0 =random.
[8]	Texture transparency.
	1 = enabled. 0 = disabled.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

282

Copyright ©1997 Alliance Semiconductor; All rights reserved

Description Bits [9] Gouraud shading. 1 = enabled. 0 = disabled. [10] Lighting. 1 = enabled. 0 =disabled. [11] Fog. 1 = enabled. 0 = disabled. [14:12] Destination format 111 = 32 bpp. 100 = 16 bpp. 100 =15 bpp. 011 = 8 bpp direct. 8 bpp indexed. 010 = Other settings are reserved. [15] Vertex alpha 1 = enabled. 0 = disabled. [16] Z-buffer read 1 = enabled. 0 = disabled. If the Z-buffer read bit is set without the Z-buffer write bit, only pixels closer to the viewer than the existing pixel will be written, but no Z-buffer values will be updated in any event. If the Z-buffer write bit is set without the Z-buffer read bit, all pixels will be written along with their corresponding Z values. [17] Z-buffer write 1 = enabled. 0 = disabled. See note under bit 16, above Z-buffer tiled [18] 1 = enabled. 0 = disabled. If the Z-buffer tiled bit is set, the Z-buffer is assumed to be 64x64 pixels. Otherwise, the Z-buffer is assumed to be the same size as the back and front buffers. [19] MIPMap 1 = enabled. 0 = disabled. [20] 3D clipping 1 = enabled. 0 = disabled [21] Low-angle line correction 1 = disabled. 0 = enabled. [22] Reserved

Copyright @1997 Alliance Semiconductor; All rights reserved

ProMotion-AT3D Tech Manual

Y

ProMotion-AT3D Tech Manual

Preliminary / Proprietary and Confidential

Bits	Description	
[23]	Gradient re-in	terpolation
	1 =	enabled.
	0 =	disabled.
[25:24]	Bounding box	a control
	11 =	abort if both visible and invisible pixels found.
	10 =	abort if any pixel disabled.
	01 =	reserved.
	00 =	bounding box disabled.
[27:26]	Bounding box	check status
	11 =	some pixels visible (mixed)
	10 =	all pixels visible (front)
	01 =	all pixels invisible (back)
	00 =	
	🕼 Reading t	his field resets contents to 00. This field may accumulate over many
	polygons.	
[30:28]	Back buffer w	idth
	111 =	1600 pixels.
	110 =	1280 pixels.
	101 =	1152 pixels.
	100 =	1024 pixels.
	011 =	512 pixels.
	010 =	800 pixels.
	001 =	640 pixels.
	000 =	320 pixels.
[31]	Polygon start	
	1 =	enabled.
	0 =	disabled.

16.15.2. Polygon engine control 1

Use this register enable various 3D control settings.

Read Defa		te:					r/ Ur		ined							dres dres	ss: ss in	ıdex	:				М. -	304	-3	07h	l			
31	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	~	9	S	4	3	2	1	0
overlap Gouraud interpolate and write	3D FIFO watermark		U/V monotonicity clamp	hidden spanlet skip		Gouraud overlap timing 32 bpp			·	Gouraud overlap timong 16bpp			Gouraud overlap timong 8bpp		·	Z compare mode		128-bit access	vertex stack	alpha polarity	texture source alpha	texture address rounding	texture clamp	texture mirror	programming gradi <i>e</i> nt	5				

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

¢

ProMotion-AT3D Tech Manual

Bits	Description	
[4:0]	Reserved.	
[5]	Programmal	ole gradient re-interpolation
	1 =	enabled.
	0 =	disabled.
[6]	Texture mirr	or
	1 =	enabled.
	0 =	disabled.
[7]	Texture clarr	р
	1 =	enabled.
	0 =	disabled.
[8]	Texture addr	ess rounding
	1 =	disabled.
	0 =	enabled
[9]	Texture sour	ce alpha
	1 =	enabled.
	0 =	disabled.
	🗊 Set both	this bit and 30C[3], "Texture format," described on page 286, to enable
	source textu	re alpha
[10]	Alpha polari	ty
	1 =	transparent = FF; opaque = 00.
	0 =	transparent = 00; opaque = FF.
[11]	Vertical stacl	ζ.
	1 =	disabled.
	0 =	enabled.
[12]	128-bit acce	SS
	1 =	disabled.
	0 =	enabled.
[15:13]	Z compare n	node
	111 =	always write new pixel.
	110 =	write if new $Z \ge $ old Z .
	101 =	write if new $Z \ll dZ$.
	100 =	write if new $Z > old Z$.
	011 =	write if new $Z \le \text{old } Z$.
	010 =	write if new $Z = \text{old } Z$.
	001 = 000 =	write if new Z < old Z.
[18:16]		necver write new pixel. erlap timing - 8 pp
[]		
	nnn =	number of entries in 3D FIFO before Gouraud interpolation restarts when destination is 8 bpp.
[21:19]	Gouraud ove	erlap timing - 16 bpp
	nnn =	number of entries in 3D FIFO before Gouraud interpolation restarts when destination is 16 bpp.
[25:23]	Gouraud ove	erlap timing - 32 bpp
	nnn =	number of entries in 3D FIFO before Gouraud interpolation restarts when destination is 32 bpp.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved

 \oplus

 \oplus

ProMotion	a-AT3D Tech Ma	nual 💦 =	Preliminary / Proprietary and Confidential
	Bits	Description	
	[26]	Hidden spanlet skip	
		1 = disable. 0 = enable.	
	F0 77		

	0 =	chable.
[27]	U/V monote	onicity clamp
	1 =	disable.
	0 =	enable.
[30:28]	3D FIFO wat	termark
	nnn =	number of entries in 3D FIFO before output to display memory begins.
[31]	Overlap Gou	uraud interpolate & write
	1 =	enabled.
	0 =	disabled.
	🖙 This hit	shoudl be 0 when textures are enabled.

16.15.3. Texture map base address

Use this register to specify the address for texture map.

Read/write:	r/w	Address:	M308-30Ah
Default:	Undefined.	Address index:	-

23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 texture map base address

Bits	Description	
[23:0]	Texture map base address	

16.15.4. Texture format

Use this register specify size and bit-depth of the texture map.

Read/write:	r/w	Address:	M30C-30Dh
Default:	Undefined.	Address index:	-

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					textu	re wrap ł	neight	textu	re wrap v	width		source texture alpha	te	xel form	at

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

ProMotion-AT3D Tech Manual

Bits	Description	
[2;0]	Texel format	
	111 =	24 bits per pixel.
	110 =	reserved.
	101 =	16 bits per pixel.
	100 =	15 bits per pixel.
	011 =	12 bits per pixel.
	010 =	8 bits per pixel.
	001 =	4 bits per pixel.
	000 =	reserved.
[3]	Source textur	e alpha
	1 =	enabled.
	0 =	disabled.
	🗊 Set both	this bit and 304[9], "Polygon engine control 1," described on page 284
	to enable sou	rce texture alpha
[4]	Reserved	
[7:5]	Texture wrap	width
	11x =	reserved.
	101 =	256 pixels.
	100 =	128 pixels.
	011 =	64 pixels.
	010 =	32 pixels.
	001 =	16 pixels.
	000 =	8 pixels.
[10:8]	Texture wrap	height
	11x =	reserved.
	101 =	256 pixels.
	100 =	128 pixels.
	011 =	64 pixels.
	010 =	32 pixels.
	001 =	16 pixels.
	000 =	8 pixels.

 \oplus

ProMotion-AT3D Tech Manual



Preliminary / Proprietary and Confidential

16.15.5. Texel index offset

Use this register specify an offset to be added to texels of 8 bits or less to create an indexed into the texture look-up table (TLUT). The application is responsible for assuring that the resultant sum will be within the existing TLUT (whose size is not necessarily constrained to be a power of 2). ProMotion-AT3D TLUT is 256.

Read/write:		r/w		Address:		M30Eh	
Default:		Undefined.		Address index	•	-	
7	6	5	4	3	2	1	0
			Texel in	dex offset			
Bits	Descrip	tion					
[7:0]	Texel ii	ndex offset					

16.15.6. 3D internal register index

Use this register to read or write internal 3D engine registers. First write the corresponding internal register index into this register and then read or write the register value from M314h, "3D internal register data," described on page 290.



The following combinations of major and minor registers do not exist: Y registers: current register (000000) only exists. X registers: dX (001100) does not exist.

Read/write: Default:		r/w Undefined.		Address: Address index	c:	M310h -	
7	6	5	4	3	2	1	0
	major	index				minor index	
Bits	Descript	tion					
[2:0]	Minor	index					
	111 =	reser	ved.				
	110 =	"d*r'	(delta on righ	t side).			
	101 =	"d*l"	(delta on left e	edge).			
	100 =	"*d"	prefix (delta or	1 span).			
	011 =	"*r"	suffix (right).				
	010 =	"*l" s	uffix (left).				
	001 =	"*s"	suffix (span).				
	000 =	"*" C	urrent.				

Bits Description [3] Reserved. [7:4] Major index 1001 - 11111 =reserved. 1000 = A registers. 0111 =VW registers. 0110 =UW registers. 0101 = F registers. 0100 = L registers. 0011 = W registers. 0010 =Z registers. 0001 = X registers. 0000 = Y registers.

16.15.7. Disable span delta calculation

Use this register disable internal recalculation of various span delta values.

These bits should be used only if the driver individually loads disabled register(s).

Read/write: Default:		r/w Undefined.		Address: Address index	K:	M312h -	
7	6	5	4	3	2	1	0
dA/dx	dVW/dx	dUW/dx	dF/dx	dL/dx	dW/dx	dZ/dx	

Bits	Description	
[0]	Reserved	
[1]	dZ/dx	
	1 =	do not recalculate.
	0 =	recalculate.
[2]	dW/dx	
	1 =	do not recalculate.
	0 =	recalculate.
[3]	dL/dx	
	1 =	do not recalculate.
	0 =	recalculate.
[4]	dF/dx	
	1 =	do not recalculate.
	0 =	recalculate.
[5]	dUW/dx	
	1 =	do not recalculate.
	0 =	recalculate.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

289

Copyright @1997 Alliance Semiconductor; All rights reserved

ProMotion-AT3D Tech Manual

¢

Bits	Description	
[6]	dVW/dx	
	1 =	do not recalculate.
	0 =	recalculate.
[7]	dA/dx	
	1 =	do not recalculate.
	0 =	recalculate.

16.15.8. 3D internal register data

Use this register to read or write internal 3D engine registers. First write the corresponding internal register index into M310h, "3D internal register index," described on page 288, and then read or write the register value from this register.

Read/write:	r/w	Address:	M314-317h
Default:	Undefined.	Address index:	-
31 30 29 28 27 26	$\begin{array}{c} 25\\ 25\\ 22\\ 22\\ 22\\ 22\\ 22\\ 119\\ 17\\ 17\\ 17\\ 17\\ 17\\ 17\\ 17\\ 17\\ 17\\ 17$	16 115 113 113 111 110 9	0 1 2 3 4 5 6 7 8 7
	3d inte	rnal register data	
Bits	Description		
[7:0]	field		
	1 = enabled.		
	0 = disabled.		

16.15.9. Z buffer base pointer

Use this register to specify the base address of the Z-buffer

	d/w ault:					r/w Und	v lefino	ed.					lress: lress		K:			М3 -	18–	31A	h		
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1						Z-bı	ıfferbo	1se po	inter										
Bits				De	scrip	tion																	
[23	:0]			Z-l	ouffe	er bas	se po	ointe	r.														



16.15.10. Z buffer front clipping plane

Use this register specify a plane for which pixels closer to the viewer are not drawn.

Read/ Defau	write: lt:			r/w Oh				Addre Addre	ss: ss index	::		M31C -	2—31Dł	1	
15	15 14 13 12 11 10						8	7	6	5	4	3	2	1	0
						Z-bu	ffer front	clipping	plane						
Bits]	Descrip	tion											
[15:0]	2	Z-buffe	er front	clippii	ng plar	ne								

16.15.11. Z-buffer back clipping plane


Use this register specify a plane for which pixels farther from the viewer are not drawn.

Read/	write:			r/w				Addre	ss:			M31E	—31Fh		
Defau	lt:			FFFFh	I			Addre	ss index	:		-			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						Z-bu	ffer back	clipping	plane						
Bits		J	Descrip	tion											
[15:0]	2	Z-buffe	er back	clippir	ng plan	e								

16.15.12. Texel transparency color

Use this register to specify which color in the current texture is rendered transparent.

Read/write:			r/v	V					Ado	dress:					М3	20-	3221	1		
Default:			Uno	defin	ed.				Ado	dress	inde	:			-					
23 22 21 2) 19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																	tex	el tra	ıspare	ncy
																		CO	lor	
Bits	Bits Description (4-bit textures)																			
[23:0]	Te																			



16.15.13. Fog color

Use this register to specify the 24-bit color of fog,


Rea	d/w	rite:				r/v	V					Ado	lress:					М3	24-	326ł	1		
Def	ault:					Un	defin	ed.				Ad	lress	inde	K:			-					
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			-						-		fog	color											
Bits	:	Description																					
[23	23:0] Fog color																						

16.15.14. Back buffer base address

Use this register to specify the base address of the buffer currently being rendered to.

Read Defa		rite:				r/w Und	, lefino	ed.			 lress: lress i		r :			М3 -	28—	32 <i>A</i> l	h		
23	22	2 21 20 19 18 17 16 15 14								10 address	9	8	7	6	5	4	3	2	1	0	
Bits [23:	0]				script ck bu		base	add	ress	 	 										

292



16.15.16. 3D clipping top

Use this register determine the top boundary of the clipping region.

Rea	d/w	rite:				r/w	V					Add	lress:					M3	32-3	333h	l		
Def	ault:					Und	lefin	ed.				Add	lress	index	:			-					
23	22	22 21 20 19 18 17 16 15 14								13	12	11	10	9	8	7	6	5	4	3	2	1	0
			21 20 19 18 17 16 15 14													clip	ping	bound	lary				
Bits	;			Des	scrip	tion																	
[11	:0]			Cli	ppin	g bo	unda	ary t	ор														

16.15.17. 3D clipping right

Use this register determine the right boundary of the clipping region.

	d/w ault:					r/w Und	/ lefin	ed.					lress: lress i	index	:			М3 -	34–3	335h			
23	22	21 20 19 18 17 16 15 14							14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																clip	ping	bound	ary				
Bits				Des	script	tion																	
[11	Description 11:0] Clipping boundary right																						


16.15.18. 3D clipping bottom

Use this register determine the clipping region.

Rec	d/w	rite				r/w	v					Add	ress:					М3	36-1	337h			
	ault:						' define	ed.					ress i		:			-	50 .	5571			
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	(
																clip	ping	bound	ary				

 \oplus

 \oplus





16.16 Polygon vertex stack registers

ProMotion-AT3D has three groups of polygon stack registers. Stack 0 registers are detailed below. Stack 1-2 register groups have equivalent parallel structure.

Table 16.16 Polygon stack register groups 0-2

Register	Stack O	Stack 1	Stack 2	Bits	r/w
Destination vertex X	342-343	362-363	382-383	12	r/w
Destination vertex Y	346-347	366-367	386-387	12	r/w
Destination vertex Z	34A-34B	36A-36B	38A-38B	16	r/w
Destination vertex W	34D	36D	38D	8	r/w
Destination vertex L	350	370	390	8	r/w
Destination vertex A	353	373	393	8	r/w
Destination vertex F	354	374	394	8	r/w
Source vertex U	35A	37A	39A	16	r/w
Source vertex V	35E	37E	39E	16	r/w

Operation of the polygon vertex stack

The three vertices required to generate each polygon may be written to their respective addresses, or the vertex stack may be used. Writing any register in the top of the vertex stack (group 0) causes the two previously written values to be pushed down into the stack and the value prior to those two to be lost.

For example writing register X in the Polygon Vertex Stack 0 causes the previous X Stack 0 value to be pushed to Polygon vertex X stack 1 register, and Polygon vertex X stack 1 values to be pushed to vertex 'n' stack 2).

To write the first triangle in a triangle strip, the register stack must be written three times. For subsequent triangles in the same strip, only one write to the stack should be performed.

16.16.1. Destination vertex X stack 0

Use this register to specify the X coordinate of the vertex relative to the currently defined Back Buffer.

Read. Defai	/write: 1lt:			r/w Undef	ined.			Addres Addres	ss: ss index	:		M342 -	2—343h		
15	15 14 13 12 11					9	8	7	6	5	4	3	2	1	0
								d	estinatio	n vertex .	Х				
Bits]	Descrip	ion											
[11:0)]]	Destina	tion ve	rtex X	[27:16	6] (12.	0).							
[15:	[15:12] Rserved.														
	- J														

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

ProMotion-AT3D Tech Manual Preliminary / Proprietary and Confidential 16.16.2. Destination vertex Y stack 0 Use this register to specify the Y coordinate of the vertex relative to the currently defined Back Buffer. Read/write: r/w Address: M346-347h Default: Undefined. Address index: 15 14 13 12 11 10 9 8 7 5 4 3 2 1 0 6 destination vertex Y Bits Description [11:0] Destination vertex Y [27:16] (12.0) [15:12] Rserved.

16.16.3. Destination vertex Z stack 0

Use this register specify the depth from the viewer of the vertex.

Read/	write:			r/w				Addre	ss:			M34A	A-34Bl	1	
Defau	lt:			Undef	ined.			Addre	ss index	:		-			
15	15 14 13 12 11 10 9						8	7	6	5	4	3	2	1	0
						d	estinatio	n vertex	Z						
Bits	Bits Description														
[15:0]	[15:0] Destination vertex Z [31:16] (16.0).														

16.16.4. Destination vertex W stack 0


Use this register to specify a w coordinate used in perspective correction. This value is generally proportional to 1/Z.



Alliance recommends all vertices in a given polygon have W value in the range 0.5 to 1.0.

Read/write:		r/w		Address:		M34Dh	
Default:		Undefined.		Address index	:	-	
7	6	5	4	3	2	1	0
			destination	n vertex W			

Copyright ©1997 Alliance Semiconductor; All rights reserved



16.16.5. Destination vertex L (lighting) stack 0

Use this register to specify the lighting value of the vertex. An L value of FFh represents maximum lighting.

Read/write: Default:		r/w Undefined.		Address: Address index		M350h -	
7	6	5	4	3	2	1	0
			destinatio	on vertex L			
Bits	Descrip	tion					
[7:0]	Destina	tion vertex L	(0.8).				

16.16.6. Destination vertex A (alpha) stack 0

Use this register to specify the alpha value of the vertex. An A value of FFh indicates full opacity.

Read/write: Default:		r/w Undefined.		Address: Address index		M353h -	
7	6	5	4	3	2	1	0
			destinatio	on vertex A			
Bits	Descrip	tion					
[7:0]	Destina	tion vertex A	(0.8).				

16.16.7. Destination vertex F (fog) stack 0

Use this register to specify the fog value for the vertex. A value of FFh represents no fog.

Read/write: Default:		r/w Undefined.		Address: Address index		M354h -					
7	6	5	4	3	2	1	0				
	destination vertex F										

297

Destination vertex F (0.8)



16.16.8. Source vertex U stack 0

[7:0]


Use this register to specify the U coordinate within the texture for the vertex.

	Read/write: Default:			r/w Undef	ined.			Addre Addre	ss: ss index	:		M35A -	۱h		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							source	vertex U							
Bits		1	Descrip	tion											
[7:0]	[7:0] Source vertex U (0.8). Used for Gouraud: destination vertex R.														

16.16.9. Source vertex V stack 0

Use this register to specify the V coordinate within the texture for the vertex.

	Read/write: Default:			r/w Undef	ined.			Addre: Addre	ss: ss index	:		M35H -	ih.		
15	5 14 13 12 11 10 9						8	7	6	5	4	3	2	1	0
							source	vertex V							
Bits Description															
[7:0]															



16.17 Texture scale registers

Use these registers to map the (U,V) coordinates from Source vertex stack registers into the actual (U,V) space, which can be much larger or much smaller. These values should ideally be spread apart into the range 0 to 1.

16.17.1. U factor

	Read/write: Default:			r/w Undef	ined.			Addre Addre	ss: ss index	:		M3C0 -)—3C11	1	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							U f	actor							
Bits	Bits Description														
[15:0	15:0] U factor [15).									


16.17.2. U offset

	Read/write: Default:			r/w Undef	ined.			Addre: Addre:	ss: ss index	:		M3C2 -	2–3C3l	h	
15	14 13 12 11 10 9					8	7	6	5	4	3	2	1	0	
Bits		1	Descrip	tion											
[9:0]	[9:0] U offset [8:0] (1.8).														

16.17.3. V factor

	Read/write: Default:			r/w Undef	ined.			Addre Addre	ss: ss index	:		M3C4 -	1—3C51	1	
15	15 14 13 12 11 10					9	8	7	6	5	4	3	2	1	0
							U fe	actor							
Bits	Bits Description														
[15:0	[15:0] V factor [15:0] (8.8).														

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



16.17.5. Gradient re-interpolation count

Use this register to specify a number of scan lines after which the span gradients are longer recalculated for each span line. Often this is set to reach the inflection point of the triangle, where the span is largest, and therefore most accurate.

Read/write:		r/w		Address:		M3C8h	
Default:		Fh.		Address inde	K:	-	
7	6	5	4	3	2	1	0
Bits	Descrip	tion					
[3:0]	Gradie	nt re-interpol	ation count.				
[7:4]	Reserve	ed					

¢

16.18 Test Registers

16.18.1. Signature analyzer overview

The ProMotion Signature Analyzer permits efficient checking of the device at high speeds. The analyzer generates a signature (polynomial) based on the input to the on-board RAMDAC.

All frame timing is included in this signature, as such, the analyzer tests the video path as well as the CRTC timing circuitry.

When combined with two DRAMs on the load board, the Signature Analyzer permits testing of virtually the entire device. This is accomplished by using the host interface and on-board accelerator functions to generate one or more "visible" screens of information within the DRAMs and having the Analyzer perform signature analysis on those screens during video refresh. Any error in generating the screens within the DRAM will result in an incorrect signature.

The Signature Analyzer implements the polynomial with a seed value of 0001h.

 $x^{23}+x^{22}+x^{20}+x^{18}+x^{16}+x^{14}+x^{12}+x^{10}+x^8+x^6+x^4+1$



While you can calculate a signature using simulation, this method is time-consuming. To generate a test-control signature swiftly, run the various tests on ProMotion controllers and read the contents of the Analyzer. Generate signature from more than one sample controller to guard against the possibility of your control sample being defective.

16.18.1.1 Use of the signature analyzer

1) Create patterns in display memory exercising various internal functions of the device.

- 2) Set bit 0B4[0], "Signature analyzer control," described on page 301. Capture begins automatically at the beginning of the next frame and lasts for exactly one frame. In interlaced mode, a frame consists of two fields; this is handled automatically by the Analyzer. When the analysis is complete, the Analyzer shuts down and resets Signature analyzer busy bit 1FF[7], of "Extended/DAC status," described on page 178.
- 3) Depending on the particular tester in use, 1FF[7] can either be polled, or the correct number of clock cycles can simply be waited out, after which the 24-bit signature is read from 0B5–0B7"Signature value," described on page 302.
- 4) Resetting start bit M0B4[0] resets the Analyzer for the next capture.

16.18.2. Signature analyzer control

Refer to "Signature analyzer overview," described on page 301 for a discussion of this register.



ProMotion-AT3D Tech Manual



Preliminary / Proprietary and Confidential

Bits	Description
[0]	Signature start/clear.
[7:1]	Reserved.

16.18.3. Signature value

Refer to "Signature analyzer overview," described on page 301 for a discussion of this register.

Read/w Default:	rite:				r/w <mark>Oh</mark>	7				 ress: ress	index	:			M0 -	B5h				
23 22	21	20	19	18	17	16	15	14	12 gnatu	10 1e	9	8	7	6	5	4	3	2	1	0
Bits [23:0]				s crip i natu	t ion re va	lue														

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

¢

Preliminary / Proprietary and Confidential ProMotion-AT3D Tech Manual

17. Data formats

17.1 vWindow data formats in display memory

17.1.1. Indexed color

vWindow data may be stored in display memory in 8-bit indexed color format. This format is passed to the DAC as indexed-color data. This format may be stretched but should not be blended. It is the responsibility of software to load the DAC palette with correct color values for the video data.

17.1.2. Direct color

vWindow data may be stored in display memory in 8-bit, 15-bit, 16-bit, or 24-bit direct color formats. These formats are passed to the DAC as direct-color data.

17.1.3. YUV

Video data may be stored in display memory in 4:2:2, 4:1:1, or 4:0:0 YUV formats. These formats are converted to direct color and passed to the DAC. The 4:1:1 format requires that the host replicate UV bytes to provide pseudo-4:2:2; byte order is appropriate to perform this conversion efficiently.

The 4:0:0 format generates greyscale images.

17.1.4. In-place video data

Normally, video data is stored in off-screen memory in a contiguous region. Where this is not possible or desired, it is possible to store video data "in place" by writing it into the on-screen display memory region that will be occluded by the motion video window.

In this case, each row of video data should be stored in a different row of on-screen memory. The Video Data Offset register then will continue to specify the offset between adjacent rows of video data, however in this case the value will match the VGA Offset register rather than the Video Data Width (as adjusted for pixel depth).

This technique will generally work only if the image is stretched by at least a factor of 2.0, or if the desktop is 16 bits per pixel, as the amount of data being stored in for each line of the motion video window will require 2 bytes per pixel.

When the motion video window is partly occluded (not fully visible), it may be extremely difficult to implement the above procedure. Therefore, it is recommended in this case to find the single largest visible rectangular area within the motion video window, and to store the entire motion video data stream at that location.

ProMotion-AT3D Tech Manual

Preliminary / Proprietary and Confidential

17.2 Memory video formats

31			0	
P3	P2	P1	P0	8-bit indexed
P3	P2	P1	P0 R G B 76543210	8-bit direct/RGB332
P		X R 54321098	P0 G B 76543210	15-bit direct/RGB555
P		RC	P0 B B 76543210	16-bit direct/RGB565
X	P(R) G	в	24-bit direct/RGB888
P1 Y	P0-1 V	P0 Y	P0-1 U	4:2:2 YUV
P0-3 U P0-3 U	P0-3 V P0-3 V	P1 Y P3 Y	P0 Y P2 Y	4:1:1 YUV
Y3	Y2	Y1	Y0	4:0:0 YUV

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Preliminary / Proprietary and Confidential ProMotion-AT3D Tech Manual **Memory graphics formats** 17.3 For strict VGA mode set all M0C8–0C9 (VGA Override) bits to 0. 31 0 2-bit packed (modes 4 & 5) Х Х P4 P6 $\mathbf{P3}$ ΡS Ρ7 $\mathbf{P0}$ P2P1 M080[4:3] = 00; [2:0] = 0005432109876543210 4-bit planar (modes 6, D, E, F, 10, 11 & 12). Pixel 0 is bits 31, 23, 15, and 7. M080[4:3] = 00; [2:0] = 00076543210 4-bit packed P5 **P**3 **P**1 **P0** P7 **P6** P4 P2 (ProMotion extended mode) M080[4:3] = 00; [2:0] = 00176543210 8-bit indexed (mode 13 & ProMotion extended modes) **P**3 **P**1 **P**0 **P2** Mode 13: M080[4:3] = 00; [2:0] = 00Ext. modes: M080[4:3] = 00; [2:0] = 8-bit direct P3 P2 **P**1 **P0** M080[4:3] = 01; [2:0] = 010R G B 76543210 **P**0 15-bit direct **P**1 M080[4:3] = 01; [2:0] = 100G Х R В 5432109876543210 **P**1 **P**0 16-bit direct M080[4:3] = 01, [2:0] = 101 R G В 5432109876543210 24-bit direct **P0** M080[4:3] = 01, [2:0] = 111Х R G В Attribute F Text (modes 0, 1, 2, 3 & 7) **Bkgnd** Frgnd M080[4:3] = 000, [2:0] = 000Х С ĨΙ Font Sel and Foreground[3] Blink or Background[3] Eighth pixel of character Left-most pixel of character

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright ©1997 Alliance Semiconductor; All rights reserved

 \Rightarrow

ProMotion-AT3D Tech Manual

<u>_</u>

Preliminary / Proprietary and Confidential

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

 \oplus

Preliminary / Proprietary and Confidential ProMotion-AT3D Tech Manual

18. Appendices

18.1 Glossary

aperture	Subregion of display memory currently accessible to the host through a fixed access area. Sometimes refers to the size of the aforementioned region: in VGA usually 64K or 128K.
banked	A memory arrangement by which two or more "banks" of memory chips are addressed simultaneously, and one bank is then selected to be read or written. Banked memories usually fall into one of two arrangements: interleaved and non- interleaved.
character clock	Pixel clock divided by 8 or 9 (PCLK divided by the pixel width of characters).
chroma correction	Complete color control of motion video window(s), independent of the graphics desktop. Chroma correction is an additional hardware LUT in the ProMotion DAC designed specifically for motion video.
Cinepak	Motion video compression owned by SuperMac, competing with MPEG.
CLUT	Color Look Up Table.
CLUT8	An 8-bit per pixel indexed mode Color Look Up Table
codec	A contraction of "coder-decoder," a piece of hardware or software that can encode data to some other format (for instance JPEG) on the way out, and decode JPEG data on the way in. The term is sometimes used loosely in place of "decoder."
color space conversion	The act of converting a pixel between RGB and YUV color spaces. In graphics controllers, generally refers to hardware translation of YCrCb to RGB.
DCI	Display Control Interface. A joint Microsoft/Intel specification for an interface between Video for Windows and other rmotion video applications, and specific video hardware.
DCT	Discreet Cosine Transform. A mathematical operation at the heart of JPEG and MPEG compression, converting a group of pixels from the color domain to the frequency domain.
DDA	Digital Differential Analyzer. A mathematical operation used for determining vectors for line draw operations.
DDC	Display Data Channel, a VESA standard by which PCs comminicate with their monitors. At a minimum, a monitor sends information about itself and its capabilities to the host. Some monitors can also be control led through DDC (ie. the host can adjust the monitor brightness, etc.)
direct color	A scheme by which the pixel value directly specifies red, green, and blue components of the color to be displayed without an intervening CLUT. Exaple: a 16-bit direct color pixel may specify 5 bits of red intensity, 6 bits of green intensity, and 5 bits of blue intensity.
dithering	A technique by which the appearance of an unavailable color is created by using a number of similar but available colors in a cluster of adjacent pixels.
DitherFill™	A $4 \times 4 \times 4$ pattern, limited to Windows' standard colors, which can be applied to drawing operations. Refer to "Pattern," on page 193.
DPMS	Display Power Management Signaling.
filtering	In motion video stretching, refers to interpolation.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved

ProMotion-AT3D Tech Manual



Preliminary / Proprietary and Confidential

gamma correction	Gamma Correction is a technique used in professional-quality graphics and imaging systems to correct for the non-linear characteristics of display devices and the human eye. Linear color values are adjusted in a non-linear way to compensate for the fact that monitors themselves have non-linear response.
	Color values 00 and FF s till translate to the minimum and maximum brightness levels, but a pixel with a value of 80h (halfway between 00 and FF) would appear on the screen as considerably less than half brightness, so it's adjusted with a gamma corrected value that would produce half brightness on the screen.
hi color	Generally 16-bit per pixel direct color, often associated with the Sierra RAMDACs.
Indeo	Intel format for compressing motion video.
indexed	In a conventional VGA, a 4-bit or 8-bit pixel is looked up in a 16-entry or 256- entry palette (or CLUT) which specifies the RGB color to be displayed for that piuxel. There is no visible relationship between similar pixel values; for example, color 10 might be blue and color 11 might be pink.
interleaved memory	contiguous memory is accessed by reading a location within one bank, then reading the same location from another bank. This is often done for performance reasons: switching between banks is sometimes faster than fetching the data in the first place, so the "slow" process of fetching data is done just once to all banks in parallel.
interpolation	A method of stretching by which the pixels needed to fill a stretched image are calculated from nearby original pixels.
linear access	A non-VGA manner of accessing display memory, in which the entire display memory is available to the host at the same time, as one contiguous memory region.
linear addressing	A straight pixel count from the top-left corner of display memory, used as an alternative to X/Y addressing. Linear Addressing is particularly useful for off-screen memory operations.
MPEG	Motion Picture Experts group. A standar means of motion video compression.
non-interleaved memory	each memory bank is a contiguous region of data. Banking was done simply because there is more memory than there are address pins available.
occlusion	The act of one window "occluding", or making part of another window invisible by being "on top" of it.
packed	A display memory architecture in which the bits which comprise a single pixel are packed into one or more bytes such that the entire pixel can be accessed at one time.
pixel replication	A method of stretching by which original pixels are repeated a certain number of times to fill a larger area.
planar	A display memory architecture in which the bits that comprise a single pixel are accessed at the same bit position but each at different memory locations. In the specific case of VGA: at the same memory location but in different maps which must be accessed separately.
RGB	A color space in which each pixel is described by its Red, green, and Blue components.
RGB332	An 8-bit per pixel direct color mode. D[7:5]=R, D[4:2]=G, D[1:0]=B.
RGB555	A 16-bit per pixel direct color mode. D[15]=X, D[14:10]=R, D[9:5]=G, D[4:0]=B.
RGB565	A 16-bit per pixel direct color mode. D[15:11]=R, D[10:5]=G, D[4:0]=B.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Copyright @1997 Alliance Semiconductor; All rights reserved

 \oplus



ProMotion-AT3D Tech Manual

RGB888	A 32-bit per pixel direct color mode. D[31:24]=X, D[23:16]=R, D[15:8]=G, D[7:0]=B.
RLE	Run Length Encoding. A simplistic form of still image compression.
scaling	In motion video, the act of enlarging a motion video image to an arbitrary size. Same as stretching
smooth scaling	Scaling with interpolation, as opposed to pixel replication.
stretch	In motion video, the act of enlarging a motion video image to an arbitrary size. Same as scaling.
stride	The number of bytes (or some other unit of measure) between adjacent rows in memory. For instance, in an 800x600 16-bit per pixel system, the display memory stride would be at least 1600 bytes, but if software chose to "pad out" each row to 1024 (by adding 224 invisible pixels on the right side) the stride would be 2K bytes.
tiling	A technique by which a partially occluded window, in which the visibel portion cannot be described as a rectangle, is decomposed into a series of ajoining windows, or tiles, each of which is fully visible and rectangular.
true color	Generally a 24-bit per pixel direct color with 8 bits of intensity for each R, G, B.
VAFC	VESA Advanced Feature Connector.
VSVPC	VESA Standard VGA Pass-through Connector.
vWindow TM	Hardware motion video window, optionally scaled and color-space converted, displayed anywhere on the graphics desktop.
watermark	A generic term for a location in memory above which memory is treated differently in some way. Also could refer to a location in a FIFO, when you reach this location, something happens.
X/Y addressing	Coordinate addressing system, used as an alternative to linear addressing. X/Y addressing is particularly useful for on-screen memory operations.
YCrCb	A color space similar to YUV and occasionally used to refer to YUV.
YUV400	An 8-bit per pixel mode. D[7:0] = greyscale, where R=G=B=Y. Each byte is a pixel.
YUV411	A 16-bit per pixel mode. D[31:24]=U, D[23:16]=V, D[15:8]=Y1, D[7:0]=Y0. U and V are shared between pixels 0 and 1.
YUV422	A 16-bit per pixel mode. D[31:24]=Y1, D[23:16]=V, D[15:8]=Y0, D[7:0]=U. U and V are shared between pixels 0 and 1.

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

 \oplus

ProMotion-AT3D Tech Manual



Preliminary / Proprietary and Confidential

18.2 Windows 3.11 driver configuration

Include the following entties in the SYSTEM.INI file under a heading of [ProMotion]. These entries allow users to disable certain features of the ProMotion controller. ProMotion driver software features are enabled in software if it finds a 0 (zero) or no entry after the entry, ProMotion driver software disables a particular feature if there is a 1 after the entry.

SYSTEM.INI entry	Feature
DisableBltPort=	Disable BLT port.
DisCdCd=	Disable color screen to color screen.
DisCmCd=	Disable color memory to color screen.
DisCdCm=	Disable color screen to color memory.
DisCd1m=	Disable color screen to mono memory.
Dis1mCd=	Disable mono memory to color screen.
DisPolyLine=	Disable poly line.
DisScanFill=	Disable scan fill.
DisScanline=	Disable scan line.
DisInitScanline=	Disable initialization scan line.
DisBuildString=	Disable build string.

18.3 Windows95 Driver configuration

18.3.1. INTRODUCTION

Preliminary / Proprietary and Confidential

This document describes the various switches that control the functionality of the Windows 95 driver and the Alliance ProMotion Multimedia Accelerators. These features are functional beginning with Windows driver version 4.03.00.1101

The driver uses switch settings from the file PROMTN.INI.

18.3.2. **PROMTN.INI description**

The paragraph headings in PROMTN.INI: [CRTC Registers] [Current Refresh Rates] [FIFO Overrides] [HW Acceleration Settings] [Max Refresh Rates] [Override Refresh Rates] [ProMotion] [Resolution Preferences]

18.3.3. CRTC Registers

The entry is mainly use to center the screen by modifying certain CRTC registers as follows.. Blank CRTC entries or a missing entry altogether for a particular screen resolution indicates that the driver uses the default settings. Each register value assigned is entered in hexadecimal byte. The entry format is as follows: [x resolution]x[y resolution]x[refresh rate]=[Horizontal Retrace Start(3D5.4)],[Horizontal Retrace End(3D5.5)],[Vertical Overflow(3D5.7)],[Vertical Retrace Start(3D5.10)],[Vertical Retrace End(3D5.11)].

Example:

[CRTC Registers]

1024x768x75=a2,14,52,00,03

18.3.4. Current Refresh Rates

The entry sets the refresh rate for a specific resolution. A blank refresh rate entry or a missing entry altogether indicates that the driver uses the recommended refresh rate specific to a monitor type. The entry format is as follows: Mode_[x resolution]x[y resolution]=[refresh rate in decimal].

Example:

[Current Refresh Rates]

Mode_1152x864=60

311



18.3.5. FIFO Overrides

The driver is configured to support FIFO settings when MCLK is 50.0 MHz. If the OEM sees the need to adjust these settings for a given user or users, they can override the driver FIFO settings by placing the appropriate values in this section. Use extreme caution when modifying these values, as Alliance assumes no responsibility what-so-ever if OEM's change these values with out first consulting with Alliance. Each FIFO value is entered in decimal. The entry format is as follows: [x resolution]x[y resolution]x[refresh rate]=[8bpp high priority request point, page break],[8bpp high priority request point, no page break],[8bpp high priority request point, page break],[16bpp high priority request point, no page break],[16bpp high priority request point], [32bpp high priority request point].

Example:

[FIFO Overrides]

640x480x60=1,0,16,3,2,17,10,6,21

18.3.6. HW Acceleration Settings



(WARNING: This is not properly supported in the current driver.)

These entries are for debug purposes ONLY. The entries disable HW acceleration for the following graphics engine functions. Zero(0) or no entry for a particular command indicates that the command is performed by hardware. An entry of one(1) for a particular command indicates the command is performed by software (DIB engine.)

[HW Acceleration Settings]

DisableBltPort= Disable Blt port

DisCdCd=Disable color screen to color screen Blt

DisCmCd=Disable color memory to color screen Blt

DisCdCm=Disable color screen to color memory Blt

DisCd1m=Disable color screen to mono memory Blt

Dis1mCd=Disable mono memory to color screen Blt

DisPolyLine= Disable poly line

DisScanFill= Disable scan fill

DisScanline=Disable scan line

DisInitScanline=Disable initialization scan line

DisBuildString=Disable build string

18.3.7. Max Refresh Rates



Tentatively; to be removed in later driver versions.



ProMotion-AT3D Tech Manual

The entry allows the OEM to override the maximum refresh rates per resolution, per color depth. Each refresh rate value is entered in decimal. The entry format is as follows: mode_[x resolution]x[y resolution]=[8bpp maximum resolution], [16bpp maximum resolution], [32bpp maximum resolution]. The following entries are recognized:

[Max Refresh Rates]

mode_640x480= [xx,][yy,][zz]

mode_800x600=[xx,][yy,][zz]

mode_1024x768=[xx,][yy,][zz]

mode_1152x864=[xx,][yy,][zz]

mode_1280x1024=[xx,][yy,][zz]

mode_1600x1200=[xx,][yy,][zz]

To skip a color depth, a comma must be supplied. For example to set the refresh rates for 640x480 at 8bpp to 72 Hz and 32bpp to 75 Hz the entry would look like this:

mode_640x480=72,,75

18.3.8. Override Refresh Rates

The entry determines whether or not to override the list of available refresh rates specific to a monitor setting. The override enables the use of all valid refresh rates in the driver table regardless of the monitor setting. The entry format is as follows: Override_[x resolution]x[y resolution]x[color depth in bits per pixel]=[1 or 0/blank]. Setting the entry to one (1) enables the override of refresh rates. A blank or zero (0) or a missing entry altogether disables the override of refresh rates for the particular display mode.

Example:

[Override Refresh Rates]

 $Override_1024x768x8{=}1$

18.3.9. ProMotion

The paragraph contains miscellaneous entries. They are described as follows: [ProMotion]

ProMotion-AT3D Tech Manual



Preliminary / Proprietary and Confidential

Entry	Feature						
HorInterp	If set = 0, Horizontal Interpolation is disabled for AT24.If set = 1 or blank entry, Horizontal Interpolation is enabled for AT24. Default setting: 1						
NumberOfOverlays	Sets up to 2 video overlays; default setting: 1						
VerInterp	If set = 0, Vertical Interpolation is DISABLED for AT24.						
	If set = 1, Vertical Interpolation is ENABLED for AT24						
	If set = 2 (or blank entry), Vertical Interpolation						
	is ENABLED for VClk > 60MHz, Vertical Interpolation is DISABLED						
	for VClk < 60MHz. Default setting: 2						
VESATimings	Enables the VESA timings table (for driver versions <= 4.1.3403,						
	IF This value should always be set to 1 by the user for the AT24.)						
	Set to 1 to enable; set to 0 to disable. Default setting: VESA timings are disabled, except for AT24 and later controllers.						
VisibleResolution	Sets the visible resolution (view port.) This switch is intended to support virtual desktop, where the desktop size is greater than the view port size. Virtual desktop is ONLY supported in driver version 4.03.0.1097 and later versions. The following are valid visible resolutions to use: 640x480, 800x600, 1024x768, 1152x864 and 1280x1024. Default setting: view port size = desktop size.						
	Example: VisibleResolution=800x600						
BaseAddress	To be used ONLY to debug 3210; sets PCI base address for 3210. Valid entry is a 32-bit hexadecimal value. Default setting: set by system BIOS.						
	Example: BaseAddress=fe000000.						
CursorColor 1	To be used ONLY to debug cursor color; valid entries are 3-byte decimal values for cursor color 1, 2 and 3 (see memory-mapped registers 141h, 142h and 143h.) Default setting: 255,255,255						
	Example: CursorColor1=255,255,255						
HWOptionB	To be used ONLY for debugging; sets bursts capability for AT24 Rev. C. Set to 1 to enable; set to 0 to disable. Default setting: burst disabled.						
IgnoreVsync	To be used ONLY for debugging; set to 1 to enable (for example, ignore vertical sync during a display page flip;) set to 0 to disable.						

18.3.10. Resolution Preferences

The entry determines whether or not a specific resolution is included as part of available resolutions to set. The entry format is as follows: $Res_[x resolution]x[y resolution]=[0 or 1 or blank]$. A zero (0) entry disables the resolution. A blank or one (1) entry or a missing entry altogether enables the resolution. Exception: Mode 1600x1200x8 on a 2 MB board is disabled by default; this mode may be enabled by setting Res_1600x1200=1.

Example:

[Resolution Preferences]

Res_1152x864=0



18.3.11. Dynamic MCLK setting for VG96

The Win95/Direct Draw driver now has the ability to switch between two settings of the MCLK frequency. One will be used while the VG96 is active, and the other while it is inactive. Normally the setting for VG96 inactive will be a higher clock frequency. These fast and slow mclk settings are defined either in the registry, if the driver is compiled for that, or in the PROMTN.INI file.

For example in promtn.ini:

[HW Acceleration Settings]

MCLKFrequency = 65

VG96_MCLKFrequency=50

At Win95 boot time, the MCLK will be changed to the value defined by MCLKFrequency, in this example 65 Mhz, from whatever it was initialized to by the BIOS. Then, when the VG96 becomes active on the PUMA by means of the invocation of a Direct 3D application, the frequency will be reset to that defined by VG96_MCLKFrequency, in this example 50 Mhz. When the VG96 is no longer active on the PUMA, the frequency will be once again set to that defined by MCLKFrequency.

The available MCLK frequency settings in either mode are: 25, 40, 45, 50, 55, 60, 62, 65, 67, 70, 72, 75, 80, 85, 90, 95, 100 Hz.



Preliminary / Proprietary and Confidential

18.4 ProMotion stepping information

This information is provided to aid developers in detecting the revision levels of ProMotion controllers.



The Alliance ProMotion Family Plug-and-Play ID is "ALL". However, this PnP ID is not needed for PCI cards, which use PCI ID to identify vendor.

Table 18.4 Registers used to identify controller revisions

		Register	
Controller-revision	3C5.11-19h	M188h (PCI 08)	M0D8h [†]
3210-b [*]	0000 0000	0000 0001	
6410-с		0000 0010	
6410-d		0000 0011	
6422-f			0000 0000
6422-g			0000 0001
6422-h			0000 0011
AT24-c	0000 0001		
AT24-e	0000 0010		
AT3D-ES3	0000 0000	0000 0000	
AT3D-a	0000 0001	0000 0001	
AT3D-b	0000 0002	0000 0002	

^{*} Both 3C5.11-19h and M188h must be read to identify this controller revision.

[†] This register is used to detect revision levels for only the 6422.

Distinguish between AT24-e and AT24-f by lot number via markings on every package. Rev E lots have these markings: M9F60, MAB67, MAC62, MAG53, MAG54, MAN76, MAN80, or MAN81. All other AT24 lots with 0000 0010 in registers 3C5.11-19h are Rev F.



18.5 Recommended 3Dfx THP interface

Recommended connector:

- ✤ simple pin headers
- ♦ 0.1" spacing
- two-row for left and three-row for right
- shrouded or unshrouded.
- typically through-hole rather than surface mount

For memory-only upgrade, both daughtercard connectors should be two-row. A two-row female right connector fits between rows of three-row male.




Figure 18.5. THP connector diagram

Document ID 11-50002 Rev. **-06. Printed 6/25/97.



Preliminary / Proprietary and Confidential

		P				(
	Let	ft connector			Right co	onnector		5th rail	
54	MD[09]	VCC	53	54	VCC	MD[32]	53	GND	27
52	GND	MD[08]	51	52	MD[33]	GND	51	VCC	26
50	MD[11]	MD[10]	49	50	MD[35]	MD[34]	49	NC	25
48	MD[13]	MD[12]	47	48	MD[37]	MD[36]	47	NC	24
46	MD[15]	MD[14]	45	46	MD[39]	MD[38]	45	GND	23
44	MD[17]	MD[16]	43	44	MD[56]	MD[58]	43	GND	22
42	GND	MD[18]	41	42	MD[57]	GND	41	GND	21
40	MD[19]	MD[20]	39	40	MD[59]	MD[60]	39	$\overline{WE}[0]$	20
38	MD[21]	MD[22]	37	38	MD[61]	MD[62]	37	GND	19
36	MD[23]	reserved	35	36	MD[63]	NC/BS/A9 [†]	35	$\overline{OE}[0]$	18
34	$\overline{WE}[1]/CAS^{\dagger}$	CAS[4]/ DQM.B4 [†]	33	34	A8	А0	33	GND	17
32	GND	CAS[7]/ DQM.B7 [†]	31	32	<i>A</i> 6	GND	31	NC	16
30	CAS[2]/ DQM.B2 [†]	CAS[1]/ DQM.B1 [†]	29	30	VCC	A5	29	VCC	15
28	KEY	CAS[5]/ DQM.B5 [†]	27	28	<u>OE</u> [1]	A4	27	VCC	14
26	CAS[6]/ DQM.B6 [†]	CAS/ DQM.B3 [†] [3]	25	26	A3	A2	25	VCC	13
24	CAS[0]/ DQM.B0 [†]	VCC	23	24	A1	Α7	23	VCC	12
22	GND	MD[06]	21	22	RAS[1]	GND	21	VSYNC	11
20	MD[07]	MD[04]	19	20	RAS[0]	MD[40]	19	H RESE T	10
18	MD[05]	MD[02]	17	18	MD[41]	MD[42]	17	SERIAL_IN	9
16	MD[03]	MD[00]	15	16	MD[43]	MD[44]	15	SRESET	8
14	MD[01]	MD[24]	13	14	MD[45]	MD[46]	13	SWAP	7
12	GND	MD[25]	11	12	MD[47]	GND	11	NC	6
10	MD[27]	MD[26]	9	10	MD[49]	MD[48]	9	3 REQ	5
8	MD[29]	MD[28]	7	8	MD[51]	MD[50]	7	3GNT	4
6	MD[31]	MD[30]	5	6	MD[53]	MD[52]	5	GND	3
4	NC/WE [†]	VCC	3	4	VCC	MD[54]	3	3CLK	2
2	GND	NC/CLK	1	2	MD[55]	GND	1	GND	1
									· · · · · · · · · · · · · · · · · · ·

Table 18.5 Recommended pinout THP connector (Rev. 3)

[†] = SGRAM signals, provided for future compatibility only, not for current controllers. SGRAM CS connected to GND, CKE to Vcc.

Updated 961212

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

 \oplus



18.6 Recommended VMI+ interface

Table 18.6.1VMI+ input port pin description

	Feature					Feature			
Pin	Connector	VMI+	AT3D	AT3D pin	Pin	Connector	VMI+	AT3D	AT
Z1	GND	GND	-	-	Y1	PO	VID[0]	P0	82
Z2	GND	GND	-	-	Y2	P1	VID[1]	P1	81
Z3	GND	GND	-	-	¥3	P2	VID[2]	P2	78
Z4	EVIDEO	VACTIVE	EVIDEO	66	Y4	Р3	VID[3]	Р3	77
Z5	ESYNC	user	XODD	68	¥5	P4	VID[4]	P4	76
Z6	EDCLK	VREF	VREF	67	¥6	Р5	VID[5]	Р5	75
Z7	NC	I ² CCLK	SCL	99	Y7	Р6	VID[6]	Р6	74
Z8	GND	GND	-	-	Y8	P7	VID[7]	P7	73
Z9	GND	GND	-	-	Y9	DCLK	-	PIXCLK	70
Z10	GND	GND	-	-	Y10	BLANK	HREF	HREF	72
Z11	GND	GND	-	-	Y11	HSYNC	NC	HSYNC	64
Z12	NC	user	-	-	Y12	VSYNC	NC	VSYNC	65
Z13	NC	I ² CDAT	SDA	98	Y13	GND	GND	-	-

Connector A: 26-pin dual-row receptacle; 0.100 inch centers

Table 18.6.2VMI+ host port pin description

Pin	VMI+	AT3D	AT3D pin	Pin	n V	VMI+	AT3D	AT3D
Z1	+12V	-	-	YI	I	HD[0]	MD[0]	18
Z2	HD[1]	MD[1]	17	¥2	2 (GND	-	-
Z3	GND	-	-	Y3	8 F	HD[2]	MD[2]	16
Z4	HD[3]	MD[3]	15	¥4	ŀŀ	HD[4]	MD[4]	14
Z5	+5V	-	-	Y5	5 F	HD[5]	MD[5]	13
Z6	HD[6]	MD[6]	12	Ye	5 F	HD[7]	MD[7]	11
Z7	OSC	-	-	¥7	7 H	HA[0]	MD[32]	192
Z8	HA[1]	MD[33]	191	Y8	8 F	HA[2]	MD[34]	190
Z9	HA[3]	MD[35]	189	Y9) -	+5V	-	-
Z10	GND	-	-	¥1	0 F	RESET	RESET	62
Z11	CS	CS	100	¥1	1 (GND	-	-
Z12	RD	RD	101	¥1	2 7	WR	-	102
Z13	+3.3V	-	-	¥1.	3 F	READY	READY	103
Z14	SCLK	-	-	¥1-	4 Ī	INTREQ	IRQA	84
Z15	LRCK	-	-	¥1.	5 F	PCMDATA	-	-
Z16	+5V	-	-	Y1	6 -	+3.3V	-	-
Z17	user	-	-	Y1	7ι	user	-	-

Connector B: 40-pin dual-row receptacle; 0.100 inch centers

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

319

Copyright ©1997 Alliance Semiconductor; All rights reserved



Preliminary / Proprietary and Confidential

Table 18.6.2VMI+ host port pin description

Pin	VMI+	AT3D	AT3D pin
Z18	user	-	-
Z19	INSERT	-	-
Z20	AUDGND	-	-

Pin	VMI+	AT 3D	AT3D pin
Y18	key	-	-
Y19	AUDIOL	-	-
Y2 0	AUDIOR	-	-

Connector B: 40-pin dual-row receptacle; 0.100 inch centers

Document ID 11-50002 Rev. **-06. Printed 6/25/97.

Preliminary / Proprietary and Confidential



ProMotion-AT3D Tech Manual

18.7 Promotion-AT3D extended memory map

This appendix specifies the new areas of PCI address space created for access to new functionality, within the 16MB of space allocated by the system to the AT3D. There is also provision for the new functionality to appear in the 0xA0000 VGA aperture when enabled to do so, which is also described here.

18.7.1. Linear space

Offset from			
frame buffer base address	Size	Functionality	Notes
16MB - 1K (0xFFFC00)	1 K	PISA 1	1,8
16MB - 2K (0xFFF800)	1K	PISA0	1,8
16MB - 3K (0xFFF400)	1 K	TLUT - 3D texture lookup table RAM.	1,8
16MB - 4K (0xFFF000)	1 K	MMVGA - memory mapped access to VGA registers which are normally in I/O space.	5,9
16MB -5K (0xFFEC00)	1 K	ATxx extended register space 1	
12MB	4MB-5K	co-processor memory space aperture 2	6,8,10
8MB	4MB	linear frame buffer, aperture 2	6
4MB	4MB	coprocessor memory space , aperture 1	7,8,10
nMB-2K	2K	ATxx extended register space 1	2,3
nMB-32K	30K	Host BLT port	2,4
0	nMB-32K	linear frame buffer	

1 Enabled when ExtendedMemoryEnable[1] = 1

2 n = 1,2 or 4, depending on whether 3C5.1C[2:1] = 0, 1 or 2 respectively.

3 This is the original memory-mapped register area up to and including AT24. Enabled when 3C5.1B[2:0] = 4

4 Enabled when 3C5.1B[5:3] = 4

- 5 Example: io space 0x304 => mem space (linear base address + 0xFFF3C4)
- 6 Enabled when ExtendedMemoryEnable[3] = 1
- 7 Enabled when ExtendedMemoryEnable[2] = 1
- 8 AT3D only
- 9 LDEV wait states register field (0xD9[5:4]) must be programmed to value 2 in order to access this space.
- 10 Flat Model Aperture field (0x3C4, 1C[2:1]) must be set equal to binary 11 in order to access this space.



Preliminary / Proprietary and Confidential

18.7.2. DOS memory space base 0xA0000, size 64K

Offset from 0xA0000	functionality	Size	Notes
63K (0xFC00)	PISA 1	1K	11
62K (0xF800)	PISA0	1K	11
61K (0xF400)	TLUT	1K	11
60K (0xF000)	MMVGA	1K	11
4K	Host BLT port	28K	12
0	ATxx extended register space 1	4K	13

11 Enabled when ExtendedMemoryEnable[0] = 1

12 Enabled when 3C5.1B[5:3] = 1

13 Enabled when 3C5.1B[2:0] = 1

18.7.3. DOS memory space base 0xB0000, size 32K

Offset from 0xB0000	Functionality	Size	Notes
4K	Host BLT port	28K	14
0	ATxx extended register space 1	4K	15

14 Enabled when 3C5.1B[5:3] = 2

15 Enabled when 3C5.1B[2:0] = 2

18.7.4. DOS memory space base 0xB8000, size 32K

Offset from 0xB8000	Functionality	Size	Notes
4K	Host BLT port	28K	16
0	ATxx extended register space 1	4K	17

16 Enabled when 3C5.1B[5:3] = 3

17 Enabled when 3C5.1B[2:0] = 3

18.7.5. "Enable extended registers," described on page 235

Bit	Function
0	Enable Extended registers - DOS space
1	Enable Extended registers - linear space
2	Enable coprocessor apertures
3	Enable second linear aperture

Offset: 0xDB in ATxx extended register space 1

322

¢

_ 🙏

ProMotion-AT3D Technical Manual

INDEX

Preliminary Information

um	

3B4	
3B5	
3BA	
3C0	
	00-0F
	10
	11
	12
	13
3C2	
3C4	
3C5	
000	00
	01
	02 129
	03
	10
	11-19
	1A168
	1B169
	1C170
	1D171
	1E-1F
	20-23
3C6	
3C7	
3C8	
3C9	
	000-0FF165
	100-11F
3CA	
3CC	
3CE	
3CF	
	00
	01
	02
	03
	04
	05
	06
	07
	00 107
	08

3D modules	5
3D4 124, 13	8
3D5 12	24
00	59
01	-0
02	-1
03	-2
04	-3
05	4
06	-5
07	-6
08	-6
09	-7
0A14	-9
0B 15	50
0C-0D	51
0E-0F 15	52
10	52
11	53
12	54
13	55
14	6
19	31
1A	31
1B	32
1C	32
1D	33
1E	34
3DA124, 125, 12	6
64K pages12	24
M03018	36
M038-039187, 18	38
M040-143 18	38
M04619	2
M04719	
M04819	94
M050-053 19	96
M054-05719	
M058-05B 19	
M060-063 200, 20	
M064-067 177, 201, 20	
M070-073 20	
M074-075 20	
M080 22	
M082-083 205, 21	
M086-087 207, 21	
M094-096 21	
M098-09B 208, 214, 21	5
M09C-09F 209, 210, 215, 216, 217, 218, 219	, 220

M0C0-0C1 222
M0C2223
M0C4-0C5 224
M0C8-0C9 226
M0CA225, 227
МОСВ 228
M0CC
M0CD
M0CE
M0CF
M0D0232
M0D2233
M0D4233
M0D9234
M0E0
M0E4
M0E5 255, 256
M0E8
M0E8-0EB
M0EC
M0EC-0EE
M0F0
M0F0-0F3
M0F0-0F4
M0F4
M140-143238
M144-145238, 239, 240
M148-14B
M14C-14D 241, 242
M180-181 244
M182-183
M184-185244
M186-187
M188 246
M189-18B
M190 248
M194
M1B0-1B3 249
M1BC250
M1BD250
M1BE
$M1BF\ldots\ldots 251$
M1FC-1FD
M1FF

—

Preliminary Information

address wrap
addressing
rectangular/contiguous
alphanumeric mode
alternate access space decode
alternate access space pointer 23, 171
aperture
aperture control
attribute index data161

В

background color177, 201, 202, 203 background color/source transparency 201
base address
flat model
hardware cursor
PCI
PCI ROM
bi-endian control register
bi-endian implementation
bi-endian support
BIOS14
autoreset feature
BIOS extended initialization routine
bit mask
BITBLT
clipping 186
destination location
direction
source height & width 199
source location
blank 157, 158
blanking
blinking
block cursor
block cursor end
block cursor location
block cursor start
border
byte mask
byte panning
c/cc parameters

С

chained mode	31
chained vector	94
characte, partial	47

abort	80
address model1	90

Preliminary Information



ProMotion-AT3D Technical Manual

character clock 120, 129, 138, 139, 140, 141, 142,
183,
character clock adjust
character map select
character set
chip ID
chromakey
class code
clipping 87, 186, 187, 188
clipping boundary187, 188
clipping control
clock generator7
clock rates
clock registers
clock registers and formulas
clocking mode128
CLUT8
color compare
color correction
color don't care
color plane enable
color select
color space conversion
color/monochrome
command FIFO167, 178
configuration straps61
CRTC index
CRTC mode control register
CRTC register lock154
cursor
blink227
block
display position240
end
hardware
location152
skew150
software

D

 \oplus

DAC7
registers
DAC control
DAC pel mask
DAC read address21
DAC write address
data format
data rotate

data transform codes
DCI
DCLK
DDA
DDA axial/diagonal step constant 29, 203
DDA error term $\dots \dots \dots$
DDC
desktop pixel format & depth
destination
location
transparency 190
update
destination location
destination row pitch 28
destination with no source
DEVSEL timing 245
direct color
display memory
offset
display memory configuration 224
display resolution
DitherFill
dot clock
double index 221
double scan
DPMS
DPMS/sync control
DRAM
drawing engine
command
operation
queue
registers
drawing engine control
drawing engine control setup for vector draw 91

Е

¢



Preliminary Information

F

feature connector
16-bit230
chromakey
control
direction
disable
generic enable
generic outputs229
inputs179
interface
select
feature connector control
feature connector timing
feature control
FIFO underflow
flat model base address
flat model control
font
foreground color
functional description

G

Η

hardware cursor
hardware cursor control
hardware cursor display offset36, 241, 242
hardware cursor display position $\ldots 36, 240$

hardware cursor pattern base address 36, 238, 239
hardware cursor registers
horizontal blank end
horizontal blank start
horizontal display enable end
horizontal interlaced start
horizontal overflow
horizontal pixel panning
horizontal retrace end
horizontal retrace start
horizontal total
horizontal video tiling
host BLT
read
write
host interface
host palette filter 253
host palette select
HSYNC
, , , , , ,

Ι

I/O space
Indeo video 105
index
indexed color
In-place video data
input status 0
input status 1
interface
interlace
Interrupt line
Interrupt pin
item select/miscellaneous output 19, 124

L

line compare
linear spac
PCI LOCK signal
VGA CRTC registers 226
VGA sequencer registers

Preliminary Information

М

map mask
maximum grant
maximum scan line147
MCLK control
MCLK registers
MDA emulation
MDET 126
memory
aperture
interface
timing14, 71
memory map
memory mode
memory page
memory plane
memory space
Minimum grant
miscellaneous (reg.) 135
miscellaneous output
mode change
mode control
monitor interlace control
monochrome
motion video
registers
window pixel depth205, 212
motion video registers

0

offset
display memory155
hardware cursor
overcurrent
overlapping regions91
overscan color

Р

package dimensions83
page offset
palette119, 161, 165
access
primary165
RAM162
secondary

snooping 245
palette filter 253
palette RAM 162
palette RAM data164
palette RAM pel mask 163
palette RAM state/read address163
palette RAM write address164
palette registers
palette select
pan
partial character
pattern
PCI
address space 321
configuration registers
LOCK 235
STOP 235
PCI base address 1
PCI command
PCI device ID
PCI I/O base address 248
PCI memory base address
PCI revision ID
PCI ROM interface
PCI status
PCI STOP latency 228
PCI vendor ID
pixel FIFO request point
pixel panning
planar mode
plane
PMDECODE 171, 172
PMPOINTER
preset row scan
primary palette
primary palette registters

Q

R

raster operation
read map select
read mode
readback latch
readback latch data161

ProMotion-AT3D Technical Manual



人

ProMotion-AT3D Technical Manual

rectangular vs. contiguous regions
8
abort
aperture control
background color/source transparency 177,
201,
bit mask
block cursor end149
block cursor location
block cursor start148
byte mask
character clock adjust
character map select
chip ID
class code
clipping boundary left
clipping control
clocking mode
color compare
color don't care
color plane enable
CRTC index
DAC control
data rotate
DDA axial/diagonal step constant 203
DDA error term
DDC / DPMS control
destination location
drawing engine control
enable set/reset
expansion ROM base address
extended CRTC control
extended/DAC status
external signal timing
feature connector control
feature control/vertical enable125
flat model base address
flat model control
foreground color
gamma correction
generic feature connector control 229
genlock control231
graphics index132
graphics mode134
hardware cursor control
hardware cursor display offset241, 242
hardware cursor display position240
hardware cursor pattern base address 238, 239
horizontal blank end142

horizontal blank start 141	
horizontal display enable end140)
horizontal interlaced start	
horizontal overflow	
horizontal pizel panning	
horizontal retrace end144	-
horizontal retrace start	,
horizontal total	,
host interface	
index	,
input status 0)
input status 1)
interrupt line	
interrupt pin	1
item select/miscellaneous output 124	-
map mask	,
maximum grant	
maximum scan line	
MCLK control	,
memory mode	
minimum grant	
miscellaneous135	
mode control	
monitor interlace control	
overscan color	
page offset	
palette 0-15 119	,
palette RAM data164	
palette RAM pel mask	
palette RAM read address	
palette RAM write address	
pattern	
PCI base address 0 248	
PCI base address 1	
PCI command244	
PCI device ID	
PCI revision ID	
PCI status	
PCI STOP latency 228	
PCI vendor ID	
pixel FIFO request point	
preset row scan	
primary palette registers	
raster operation	2
read map select	
readback latch data	
red overcurrent	
remap control	
reset	

 \oplus

Preliminary Information

 \oplus

VI

Preliminary Information

scratchpad174
secondary palette registers
sequencer index128
serial control
serial offset
serial overflow
serial start address
set/reset
source location
source size
underline location/dword mode156
unlock extended registers167
VAFC chromakey color
VAFC control
VCLK control
VCLK default control 0261, 262
VCLK default control 1
vertical display enable end
vertical extended overflow
vertical overflow146
vertical retrace end
vertical retrace start
vertical total145
VGA override
vWindow control
vWindow data pitch
vWindow stretch horizontal .208, 214, 215
vWindow stretch vertical209, 215, 216
remap control168
$replication \ \dots \dots \dots 106$
reserved bits $\ldots \ldots $
reset
retrace
horizontal126
vertical
$RGB \ \ldots \ \ldots \ 105$
RGB332
RGB555
RGB565
RGB888
ROM14, 223, 249
rotate data

ProMotion-AT3D Technical Manual

screen boundaries
screen frame
screen-to-screen BLT
scrolling
secondary palette
secondary palette registers
sense pin
sequencer index 128
sequencer mode
serial control
serial offset
serial overflow 182
serial start address
series of similar operations
set/reset
setting extended modes
setting VCO frequency 257
skew
software cursor
software drivers 2
source
address
color
data107
format
height
location94, 196
transparency
width
source location
source size
space tiles
split screen
start point
stereo glasses
stretch
factor
minimum replication 106, 206, 213
motion video 206, 212
strip draw
pattern
system interrupt

Т

sample source code to identify ProMotion controlle	r
174	
scaling	
scratchpad	

S

text mode
texture mapping117
tile allocation
tile allocation procedure

¢

transparency												88
trapezoidal fills												94

U

underline location/dword mode	156
unlock extended registers 1	67

V

 \oplus

VAFC16, 229, 309
VAFC chromakey color
VAFC control
VCLK control
VCLK default 0
VCLK default 1
VCO frequenc
vector draw register setup90
vector line draw
vertical blank end
vertical blank start157
vertical display enable end154
vertical enable125
vertical extended overflow $\dots \dots \dots \dots 181$
vertical interrupt126
vertical overflow146
vertical refresh
vertical retrace
vertical retrace end
vertical retrace start152
vertical total
VGA
attribute controller registers 19, 119
controller
CRTC register
general registers
graphics controller registers19, 132
registers
sequencer registers
VGA override
video data
in-place
Video for Windows
video format
video tile
Video tile allocation
VL bus select, bit
VSVPC
, ,

=	

-

Preliminary Information

VSYNC152, 153, 160, 232
control
polarity
vWindow
data formats
straddling screen boundaries
vWindow 0 scale factor horizontal 30, 31
vWindow 0 scale factor vertical 30, 31
vWindow control
vWindow data pitch
vWindow tile allocation

W

write mode						133, 135
writing display memory						133, 137

Х

X/Y addressing
XY vs linear addressing
XY/linear

Y

YUV				106,	303,	309
YUV-to-RGB conversion					206,	212
