

#### Copyright Notice

Copyright © 1994 Chips and Technologies, Inc. ALL RIGHTS RESERVED.

This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the express written permission of Chips and Technologies, Inc.

#### Restricted Rights Legend

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.277-7013.

#### Trademark Acknowledgement

CHIPS Logotype, CHIPSlink, CHIPSPort, ELEAT, LeAPSet, NEAT, NEATsx, PEAK, SCAT, SuperMathDX, SuperState, and Wingine are registered trademarks of Chips and Technologies, Inc.

CHIPSet, PrintGine, SuperMath, WinPC, and XRAM Video Cache are trademarks of Chips and Technologies, Incorporated.

IBM®, AT, XT, PS/2, Micro Channel, Personal System/2, Enhanced Graphics Adapter, Color Graphics Adapter, Video Graphics Adapter, IBM Color Display, and IBM Monochrome Display are trademarks of International Business Machines Corporation.

Hercules is a trademark of Hercules Computer Technology.

MS-DOS and Windows are trademarks of Microsoft Corporation.

MultiSync is a trademark of Nippon Electric Company (NEC).

Brooktree and RAMDAC are trademarks of Brooktree Corporation.

Inmos is a trademark of Inmos Corporation.

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

VESA® is a registered trademark of Video Electronics Standards Association.

VL-Bus is a trademark of Video Electronics Standards Association.

All other trademarks are the property of their respective holders.

#### Disclaimer

This document is provided for the general information of the customer. Chips and Technologies, Inc., reserves the right to modify the information contained herein as necessary and the customer should ensure that it has the most recent revision of the data sheet. CHIPS makes no warranty for the use of its products and bears no responsibility for any errors which may appear in this document. The customer should be on notice that the field of personal computers is the subject of many patents held by different parties. Customers should ensure that they take appropriate action so that their use of the products does not infringe upon any patents. It is the policy of Chips and Technologies, Inc. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.




# 64310 Wingine® DGX-PCI **DRAM Graphics Accelerator**

- High performance accelerator for computer graphic intensive applications, such as graphical user interface, word processor, spreadsheet and CAD/CAM programs.
- XRAM Video Cache<sup>TM</sup> Technology (Patent Pending)
- Memory-Mapped I/O registers
- Optimized interface for PCI bus architecture:
  - Supports PCI Burst Mode
  - Supports Big Endian Data Translation
- 32-Bit VESA Local Bus does not require any external components.
- Integrated VESA Advanced Feature Connector (VAFC) Interface
- VESA Advanced Feature Connector (VAFC) support for color-keyed live video overlay with external video data input
- Three Operand BITBLT
  - Supports all 256 logical combinations of Source, Destination and Pattern
- Optimized Line Draw Capability
- 64x64x2 Hardware Cursor
- Direct linear mapping to system memory
- A complete high performance local bus graphics system requires only the addition of DRAM and BIOS

- Supports the VESA Display Power Management Signaling (DPMS) Protocol for desktop computer power management
- power-down and programmable RAMDAC clocks provide additional power management capability
- Supports a wide variety of monitor resolutions and color depths (bits per pixel):
  - 640x480, 4bpp to 24bpp

  - 800x600, 4bpp to 16bpp 1024x768, 4bpp to 16bpp
  - 1280x1024, 4bpp to 8bpp
- Integrated RAMDAC
  - Up to 16.7 Million Colors (24 bits per pixel) • 256x18 LUT
- Integrated Clock Synthesizer
  - Programmable MCLK up to 72MHz
  - Programmable PCLK up to 85MHz
- Flexible display memory configurations supporting 512KB to 2MB:
  - Four, eight or sixteen 256Kx4 DRAMs
  - One, two or four 256Kx16 DRAMs
- Supports the VESA Display Data Channel (DDC) Monitor Communication Protocol
- Full VGA compatibility
- 208-pin PFP is pin-compatible with the 64300




# System Block Diagram





# **Revision History**

Revision	Date	By	Comment
0.1 0.2	5/94 7/94	DR/DH DH/WZ/PS	Internal Review - Initial Draft API - Change (XR73[4]=1) to (XR73[5]=1) in Extension Register section Changed RESET and IDSEL in Pin Descriptions Added Register 106 'Motherboard Disable' to I/O Map Removed XR70 Modified Extension Register Summary Removed reference to 451,452,453, and 65530 and added 6554x Removed IOBASE, replaced with RBASE in PCI Config Reg section Modified Motherboard Disable Register (Register 106) Modified Config Register 1 (XR01) Modified CPU Interface Register 1 (XR02) Modified Memory Control Register (XR04) Added XR01[3] in Palette Control Register (XR06) Changed Post Divisor Select (3-1) in Clock Divide Control Reg (XR30) Changed BITBLT Background Color Register (DR02) Changed Cursor Control Register (DR08) Added DR08[5] to Cursor Position Register (DR0B) Modified Hardware Cursor Programming section Added PCI Reset Timing diagram Added DC Characteristics for PCI Added XR05 bits 6-7 for VAFC support Added XR0B bits 6-7 for Endian Byte Swap Control
0.3	10/94	DH/JC	<ul> <li>Updated System Block Diagram to reflect both VL-Bus and PCI Bus</li> <li>Added VESA DDC (Display Data Channel) description</li> <li>Reorganized Extended Resolution Tables</li> <li>Updated Display Memory Interface, changed 65K colors to 64K colors</li> <li>Added Configuration Pin Descriptions</li> <li>Updated I/O Map Port Address Summary (removed 83Cx ports)</li> <li>Added Diagnostic CRC Registers and Functional Description</li> <li>Modified Setup Control Register (removed XR70 reference)</li> <li>Modified Graphics Mode Register (typographical error)</li> <li>Modified CPU Paging Register (fixed Endian Byte Swap definition)</li> <li>Modified BITBLT Control Register (fixed typographical errors)</li> <li>Deleted pipeline support mode in 386 processor interface (30386DX)</li> <li>Added RAMDAC and Clock PCB layout guidelines</li> <li>Modified 'Clocks' Functional Description (adjusted frequency ranges and fixed programming examples)</li> <li>Added parameter tables for Standard VGA Registers (VGA Parameters)</li> <li>Removed Hardware Assistance in Line Drawing</li> </ul>
1.0	12/94	DH	Initial Release





# **Table of Contents**

# Section

<u>Section</u> <u>Pag</u>	ge
Introduction	/
Performance7	
XRAM Video Cache	'
Local Bus7	'
Scalability7	'
Acceleration Features	,
DDC (Plug and Play) 8	,
DDC (Plug and Play)	
High Integration 8	
DŘAM Display Memory 8	
Differentiating Features	
Desktop Power Management	
Minimum Chip Count / Board Space	
CPU Bus Interface 12	
PCI Bus Interface	
Display Memory Interface 12	2
Display Interface	
Full Compatibility 13	
Write Protection 13	
Extension Registers 13	
Context Switching 13	
Reset, Setup, and Test Modes 14	-
Reset Mode 14	-
Setup Mode 14	-
Tri-Ŝtate Mode 14	4
ICT (In-Circuit-Test) Mode 14	•
Chip Architecture	
Sequencer 1:	5
CRT Controller 15	
Graphics Controller 15	
Attribute Controller 1:	
VGA Color Palette/DAC 1	
BitBlt Engine 1.	
Hardware Cursor 10	
Clock Synthesizer 10	
Configuration Switches 10	
General Purpose I/O 10	
Clock Selection	
BIOS ROM Interface 1	
Flexible Architecture 1	
Package       1'         Application Schematic Examples       1'	_
Application Schematic Examples 1	7
Pinouts	9
Pin Diagram	
Pin List - Bus Interface	
Pin List - Display Memory Interface	
Pin List - CRT Interface	
Pin Descriptions - CPU/VL-Bus Interface 24	
Pin Descriptions - CPU/VL-Bus Interface 24 Pin Descriptions - PCI Bus Interface	
Pin Descriptions - Display Memory	
Pin Descriptions - Video Interface	
Pin Descriptions - Video Interface	
Pin Descriptions - Digital Power & Ground 30	

Section	Page
Register and Port Address Summaries	37
ЙО Мар	37
I/O Map CGA, MDA, and Hercules Registers EGA Registers	38
EGA Registers	38
VGA Indexed Registers	39
Extension Registers	40
32-Bit Registers	43
Register Descriptions	45
PCI Configuration Registers	47
Global Control (Setup) Registers	51
General Control and Status Registers	54
Sequencer Registers	
Sequencer Registers CRT Controller Registers	61
Graphics Controller Registers	77
Attribute Controller and	
Color Palette Registers	85
Extension Registers	91
32-Bit Registers	121
Functional Description	131
System Interface	131
Functional Blocks	131
Bus Interface	131
PCI Interface	131
VL-Bus Interface	131
Direct Processor Interface	131
Display Memory Interface	132
Memory Architecture	132
XRAM Accelerator	132
Color Palette	133
PCB Layout Considerations	134 137
Clocks Internal Clock Synthesizer	137
MCLK Operation	137
VCLK Operation	138
Programming Clock Synthesizer	138
Programming Constraints	138
Programming Example	139
PCB Layout Considerations	139
BitBlt Engine	140
Bit Block Transfer	140
Sample Screen-to-Screen Transfer	141
Compressed Screen-to-Screen Transfer System-to-Screen BitBlts	142
System-to-Screen BitBlts	144
Signature Analysis Procedures for Board / Chip Verification	145
Procedures for Board / Chip Verification	145
Pseudocode Test Scheme	146
Pseudocode Example	146
Hardware Cursor	147 147
Hardware Cursor	147
Programming VGA Parameters	147
	140



# **Table of Contents**

Section	Page
Application Schematics System Bus Interface Display Memory Interface Video Interface	152 154
Electrical Specification Absolute Maximum Conditions Normal Operating Conditions DC Characteristics	159 159
	1

DC Drive Characteristics	160
DAC Characteristics	161
AC Characteristics	
Clock Timing	162
Reset Timing	162
PCI Bus Timing	163
486 Local Bus Timing	166
DRAM Read/Write Timing	168
Refresh Timing	171
CRT Video Timing	172
Video Overlay Timing	172
Mechanical Specifications	173
Plastic 208-PFP Package Dimensions	173



# List of Figures and Tables

Figure	Page
System Diagram	1
Internal Block Diagram	7
NAND Test Ring	14
Pinouts	19
Functional Description VGA Memory Map Internal Color Palette Interface RAMDAC AVCC Filter Circuit VGA Connector Interface Isolation RAMDAC Power Layout Example Clock Register Structure Typical Clock Synthesizer Block Diagram . Clock VCC Filter Circuit Sample Clock Power Layout Possible BitBlt Orientations With Overlap . Screen-to-Screen BitBlt BitBlt Data Transfer Differential Pitch BitBlt Data Transfer	132 133 134 134 135 137 137 139 139 140 141 142 143
Application Schematic Examples PCI Bus Interface VL Bus Interface Display Memory 2-CAS# Interface Display Memory 2-WE# Interface Video Interface 8-Bit Output Video Interface 16-Bit Input	152 153 154 155 156 157
AC Characteristics Clock Timing Reset Timing PCI Bus Frame Timing PCI Bus Stop Timing 486 Local Bus Timing DRAM Page Mode Read Cycle Timing DRAM Page Mode Write Cycle Timing CAS-Before-RAS (CBR) DRAM Refresh Cycle Timing CRT Video Data and Control Signal Timing Video Overlay Timing	172
Mechanical Specification	173

Table	Page
Supported Video Modes - VGA Video Mode Summary	9 9
Supported Video Modes - Extended	10
Pin Lists	20
Pin Descriptions	24
Register Summary - I/O Map	37
Register Summary - CGA/MDA/Herc Modes	38
Register Summary - EGA Mode	38
Register Summary - Indexed Registers Register Summary - Extension Registers	39
Register Summary - Extension Registers	40
Register Summary - 32-Bit Registers	43
Register List - PCI Configuration Registers	47
Register List - Setup Registers	51
Register List - General Control & Status	54
Register List - Sequencer	57
Register List - CRT Controller	61
Register List - Graphics Controller	77
Register List - Attribute Controller	05
and Color Palette Register List - Extension Registers	85 91
Register List - 22-Bit Registers	121
VGA Parameters	149
Absolute Maximum Conditions	159
Normal Operating Conditions	159
DC Characteristics	159
DC Drive Characteristics	160
DAC Characteristics AC Characteristics	161
Clock Timing	162
Reset Timing	162
PCI Bus Frame Timing	163
PCI Bus Stop Timing	165
486 Local Bus Timing	166
DRAM Read/Write Timing	168
Refresh Timing	171
CRT Video Timing	172
Video Overlay Timing	172









# Introduction

The 64310 Wingine® DGX combines three powerful elements aimed at addressing the requirements of mainstream desktop PC designs: 1) state of the art techniques for optimizing performance in computer graphic intensive applications, graphical user interfaces (GUI) and operating systems, such as Microsoft Windows; 2) cost saving features such as integrated palette DAC and clock synthesizer, integrated support for multiple bus interfaces and flexible DRAM-based configurations; display memory and 3) differentiating factors such as optional XRAM desktop Video Cache, computer power Display Data Channel (DDC) management, support, linearly mapped display memory, and VAFC feature connector support for multimedia video overlays.

# PERFORMANCE

®

#### XRAM Video Cache


The XRAM Video Cache (patent pending) is a breakthrough in performance technology. By using one standard 256Kx4 Fast Page DRAM, a proprietary algorithm implemented in the 64310 significantly increases graphics system performance. The result is performance similar to VRAM-based subsystems using standard DRAM-based graphics architectures. For added flexibility, the XRAM Video Cache is optional.

## Local Bus

To address the requirement of high performance environments) (particularly in GUI while maintaining a cost effective bill of materials for the graphics system, the 64310 offers the industry's most optimized price/performance/feature mix. A variety of industry standard 32-bit local bus interfaces are integrated on chip, including: Peripheral Component Interconnect (PCI), VESA Local Bus (VL-Bus), and 486SX/DX CPU buses. The key is that 64310 local bus interfaces are 32bits wide. This means full local bus performance potential is realized and no external TTL devices are required for multiplexing or demultiplexing bus signals.

#### Scalability

A benefit provided by the 64310 XRAM technology is scalability. When a system's host CPU is upgraded (e.g. from a 486DX-25 to a 486DX-33 or from a 486DX-33 to a 486DX2-66) the 64310 Wingine DGX performance will scale with the processor and a significant improvement will be observed. Other DRAM-based graphics accelerators gain some degree of performance which, while measurable, is not as significant nor as noticeable to the user.





#### Acceleration Features

Several functions traditionally performed by software have been implemented in hardware to further improve performance. Three-Operand BITBLT logic supports all 256 logical combinations of Source, Destination and Pattern. A programmable-size 64x64x2 hardware cursor allows flexible cursor size and flicker free cursor display. The presence of the hardware cursor frees software from continuously generating the cursor image on the display. A 32-Bit Color Expansion engine allows the host CPU to transfer monochrome "maps" of color images over the system bus at high speeds to the 64310, which decodes the monochrome images into their color form.

#### DDC (Plug and Play)

The 'Plug and Play' initiative is driving requirements for hardware functionality. The VESA Display Data Channel (DDC) standard is one facet of this initiative which addresses optimum use of display monitors through communication between host system and the display monitor. The 64310 uses general purpose I/O pins to implement a fully compatible DDC interface to any compliant monitor, providing for automatic and optimum setup for 64310-based graphics sub-systems.

#### COST OPTIMIZATION

#### **High Integration**

The 64310 integrates a Graphics Accelerator Engine together with a True-Color palette DAC and clock synthesizer. The integrated palette DAC supports 24-Bit direct color and features a 256x18 LUT. The integrated dual clock synthesizer allows full programmability of MCLK (memory clock) and PCLK (pixel clock). The integrated clock synthesizers support frequencies from 390KHz to 120MHz.

#### **DRAM Display Memory**

The 64310 supports from 512KB to 2MB of DRAM display memory. Both 256Kx4 and 256Kx16 Fast Page Mode DRAM organizations are supported. Display memory is linearly mapped up to 2MB, simplifying development of device drivers and optimizing driver performance.

#### DIFFERENTIATING FEATURES

The 64310 True-Color GUI Accelerator permits a high degree of differentiation at low cost. For example, in the 64310, the XRAM Video Cache

significantly increases performance for the price of one standard 256Kx4 DRAM (for 1MByte video memory systems). However, the ability to differentiate does not end there. The VESA display power management signalling (DPMS) standard is supported, enabling stand-by, suspend, and "off" power saving modes. Color Key and video overlay are supported through an industry standard VESA Advanced Feature Connector (VAFC) for an optimal Multimedia solution.

Pinouts are optimized for PCB board layout such that a 64310 GUI accelerator design can be implemented in less than 9 square inches (5800 sq mm). Additionally, the 64310 offers integrated palette DAC and a dual clock synthesizer. The 208-pin PFP package may be checked for correct insertion via its in-circuit test features.

#### DESKTOP POWER MANAGEMENT

The 64310 supports the VESA DPMS (Display Power Management Signalling) protocol. This includes the ability to independently stop HSYNC or VSYNC and hold them at a static level. Additionally the RAMDAC may be powered-down and the clock frequencies lowered for further power savings.

#### MINIMUM CHIP COUNT / BOARD SPACE

The 64310 was designed to integrate as many functions as economically possible to minimize chip count and board space. The 64310 integrates a VGA core, True-Color palette DAC, and dual programmable clock synthesizer and employs separate address and data buses so that no external buffers are required.

Using the 64310, a complete 32-bit, VGAcompatible, local bus GUI accelerator design for VL or PCI motherboard applications can be built with just 2 ICs, including display memory, as shown in the following bill of materials table:

Qty	Chip Type
1	64310 Wingine DGX
1	256Kx16 Fast Page Mode DRAM
2	Total

For add-in board applications, an EPROM is required to store the video BIOS. Improved performance or other optional features may require implementation of more than one memory chip. The XRAM Video Cache option, for example, would add a single 256Kx4 Fast Page Mode DRAM to the above bill of materials.



#### Supported Video Modes - VGA Standard

						Pixel	Horizontal	Vertical		
Mode#	Display		Text	Font	Pixel	Clock	Frequency		Display	
(Hex)	Mode	Colors	Display	Size	Resolution	(MHz) †	(KHz)	(Hz)	Memory	CRT
0+,1+	Text	16	40 x 25	9x16	360x400	28.322	31.5	70	256 KB	A,B,C
0*, 1*			40 x 25	8x14	320x350	25.175				
0, 1			40 x 25	8x8	320x200	25.175				
2+,3+	Text	16	80 x 25	9x16	720x400	28.322	31.5	70	256 KB	A,B,C
2*, 3*			80 x 25	8x14	640x350	25.175				
2, 3			80 x 25	8x8	640x200	25.175				
4	Graphics	4	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C
5	Graphics	4	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C
6	Graphics	2	80 x 25	8x8	640x200	25.175	31.5	70	256 KB	A,B,C
7+	Text	Mono	80 x 25	9x16	720x400	28.322	31.5	70	256 KB	A,B,C
7			80 x 25	9x14	720x350					
D	Planar	16	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C
E	Planar	16	80 x 25	8x8	640x200	25.175	31.5	70	256 KB	A,B,C
F	Planar	Mono	80 x 25	8x14	640x350	25.175	31.5	70	256 KB	A,B,C
10	Planar	16	80 x 25	8x14	640x350	25.175	31.5	70	256 KB	A,B,C
11	Planar	2	80 x 30	8x16	640x480	25.175	31.5	60	256 KB	A,B,C
12	Planar	16	80 x 30	8x16	640x480	25.175	31.5	60	256 KB	A,B,C
13	Packed Pixel	256	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C

Note: All of the above VGA standard modes are supported directly in the 64310 BIOS

# Video Mode Summary - Refresh Rates Supported by CHIPS' BIOS

				512KB	Modes	1MB	Modes	_
Pixel Format	Text	Planar 4 bpp	'Paged Packed Pixel' 8 bpp	Linear 4 bpp	Linear 8 bpp	Linear 15/16 bpp	Linear 24 bpp	
132 Col	67.5 Hz				_			
640x400			70 Hz					
640x480		60, 75	60, 72, 75	60, 72, 75	60, 72, 75	60, 72, 75	60 Hz	
800x600		56, 60, 72, 75	56, 60, 72, 75	56, 60, 72, 75	56, 60, 72, 75	56, 60		2MB
1024x768		43I, 60, 70, 75	43I, 60, 70, 75	43I, 60, 70, 75	43I, 60, 70, 75	· _ ·		Modes
1280x1024		44I		44I	44I			
					2MB Modes	Requires 4	4 MB	_

Note: The above modes are supported by the CHIPS' BIOS. These modes may or may not be supported by a given hardware configuration depending on memory speed used, amount of memory present, temperature, power supply voltage, etc. (refer to 'Electrical Specifications' for additional information). Refer to the tables on the following pages for additional details of timing and display memory requirements for the above modes.

† Refer to Electrical Specifications section for maximum clock frequencies.

#### CRT Codes:

A PS/2 fixed frequency analog CRT monitor or equivalent (31.5 / 35.5 KHz Horizontal Frequency Specification)

B Multi-Frequency CRT monitor (37.8 KHz Minimum Horizontal Frequency Specification) (NEC MultiSync 3D or equivalent)

C Multi-Frequency High-Performance CRT Monitor (48.5 KHz Min H Freq Specification) (Nanao Flexscan 9070s, MultiSync 5D, or equivalent)



Supported Video Modes - Extended Resolution - Text, Paged Planar, and Paged Packed Pixel Modes											
						Pixel	Horizontal	Vertical			
Mode#	Display		Text	Font	Pixel	Clock	Frequency	Frequency	Display		
(Hex)	Mode	Colors	Display	Size	Resolution	(MHz) †	(KHz)	(Hz)	Memory	CRT	
60h	Text	16	132 x 25	8x16	132x25	40	30.5	67.5	256 KB	A,B,C,D	
61h	Text	16	132 x 50	8x16	132x50	40	30.5	67.5	256 KB	A,B,C,D	
6Ah	Planar	16	100 x 37	8x16	800x600	36	35.2	56	256 KB	B,C,D	
6Ah	Planar	16	100 x 37	8x16	800x600	40	37.8	60	256 KB	B,C,D	
6Ah	Planar	16	100 x 37	8x16	800x600	50	48	72	256 KB	C,D	
6Ah	Planar	16	100 x 37	8x16	800x600	49.5	46.9	75	256 KB	B,C,D	
75h(I)	Planar	16	128 x 48	8x16	1024x768	44.9	35.5	43	512 KB	B,C,D	
75h	Planar	16	128 x 48	8x16	1024x768	65	48.4	60	512 KB	C,D	
75h	Planar	16	128 x 48	8x16	1024x768	75	56.5	70	512 KB	D	
75h	Planar	16	128 x 48	8x16	1024x768	78.75	60	75	512 KB	D	
76h(I)	Planar	16	160 x 64	8x16	1280x1024	80	51	44	1 MB	D	
78h	Packed Pixel	256	80 x 25	8x16	640x400	25.175	31.5	70	256 KB	A,B,C,D	
79h	Packed Pixel	256	80 x 30	8x16	640x480	25.175	31.5	60	512 KB	A,B,C,D	
79h	Packed Pixel	256	80 x 30	8x16	640x480	31.5	37.8	72	512 KB	B,C,D	
79h	Packed Pixel	256	80 x 30	8x16	640x480	31.5	37.5	75	512 KB	B,C,D	
7Ch	Packed Pixel	256	100 x37	8x16	800x600	36	35.2	56	512 KB	B,C,D	
7Ch	Packed Pixel	256	100 x37	8x16	800x600	40	37.8	60	512 KB	B,C,D	
7Ch	Packed Pixel	256	100 x37	8x16	800x600	50	48	72	512 KB	C,D	
7Ch	Packed Pixel	256	100 x37	8x16	800x600	49.5	46.9	75	512 KB	D	
7Eh(I)	Packed Pixel	256	128 x48	8x16	1024x768	44.9	35.5	43	1 MB	B,C,D	
7Eh	Packed Pixel	256	128 x48	8x16	1024x768	65	48.4	60	1 MB	C,D	
7Eh	Packed Pixel	256	128 x48	8x16	1024x768	75	56.5	70	1 MB	D	
7Eh	Packed Pixel	256	128 x48	8x16	1024x768	78.75	60	75	1 MB	D	

Note: The "I" in the mode # column indicates "Interlaced".

† Refer to Electrical Specifications section for maximum clock frequencies.

The above modes are all addressed in the low 1MB of system memory (planar and packed pixel at A0000h and text at B0000h).

CRT Codes:

A PS/2 fixed frequency analog CRT monitor or equivalent (31.5 / 35.5 KHz Horizontal Frequency Specification)

B Multi-Frequency CRT monitor (37.8 KHz Minimum Horizontal Frequency Specification) (NEC MultiSync 3D or equivalent)

C Multi-Frequency High-Performance CRT Monitor (48.5 KHz Min H Freq Specification) (Nanao Flexscan 9070s or equivalent)

D Multi-Frequency High-Performance CRT Monitor (60 KHz Min H Freq Specification) (MultiSync 5D, or equivalent)



#### Supported Video Modes - Extended Resolution - Linear Addressing Modes

						Pixel	Horizontal	Vertical		
Mode#	<b>Bits Per</b>		Text	Font	Pixel	Clock	Frequency		Display	
(Hex)	Pixel	Colors	Display	Size	Resolution	(MHz) †	(KHz)	(Hz)	Memory	CRT
20h	4 bit	16	80 x 30	8x16	640x480	25.175	31.5	60	512 KB	A,B,C,D
20h	4 bit	16	80 x 30	8x16	640x480	31.5	37.8	72	512 KB	B,C,D
20h	4 bit	16	80 x 30	8x16	640x480	31.5	37.5	75	512 KB	B,C,D
30h	8 bit	256	80 x 30	8x16	640x480	25.175	31.5	60	512 KB	A,B,C,D
30h	8 bit	256	80 x 30	8x16	640x480	31.5	37.8	72	512 KB	B,C,D
30h	8 bit	256	80 x 30	8x16	640x480	31.5	37.5	75	512 KB	B,C,D
40h	15 bit	32K	80 x 30	8x16	640x480	50.35	31.5	60	1 MB	A,B,C,D
40h	15 bit	32K	80 x 30	8x16	640x480	63	37.8	72	1 MB	B,C,D
40h	15 bit	32K	80 x 30	8x16	640x480	63	37.5	75	1 MB	B,C,D
41h	16 bit	64K	80 x 30	8x16	640x480	50.35	31.5	60	1 MB	A,B,C,D
41h	16 bit	64K	80 x 30	8x16	640x480	63	37.8	72	1 MB	B,C,D
41h	16 bit	64K	80 x 30	8x16	640x480	63	37.5	75	1 MB	B,C,D
50h	24 bit	16M	80 x 30	8x16	640x480	75.525	31.5	60	1 MB	A,B,C,D
22h	4 bit	16	100 x 37	8x16	800x600	36	35.2	56	512 KB	B,C,D
22h	4 bit	16	100 x 37	8x16	800x600	40	37.8	60	512 KB	B,C,D
22h	4 bit	16	100 x 37	8x16	800x600	50	48	72	512 KB	C,D
22h	4 bit	16	100 x 37	8x16	800x600	49.5	46.9	75	512 KB	C,D
32h	8 bit	256	100 x 37	8x16	800x600	36	35.2	56	512 KB	B,C,D
32h	8 bit	256	100 x 37	8x16	800x600	40	37.8	60	512 KB	B,C,D
32h	8 bit	256	100 x 37	8x16	800x600	50	48	72	512 KB	C,D
32h	8 bit	256	100 x 37	8x16	800x600	49.5	46.9	75	512 KB	D
42h	15 bit	32K	100 x 37	8x16	800x600	72	35.2	56	1 MB	B,C,D
42h	15 bit	32K	100 x 37	8x16	800x600	80	37.8	60	1 MB	B,C,D
43h	16 bit	64K	100 x 37	8x16	800x600	72	35.2	56	1 MB	B,C,D
43h	16 bit	64K	100 x 37	8x16	800x600	80	37.8	60	1 MB	B,C,D
24h(I)	4 bit	16	128 x 48	8x16	1024x768	44.9	35.5	43	512 KB	B,C,D
24h	4 bit	16	128 x 48	8x16	1024x768	65	48.4	60	512 KB	C,D
24h	4 bit	16	128 x 48	8x16	1024x768	75	56.5	70	512 KB	D
24h	4 bit	16	128 x 48	8x16	1024x768	78.75	60	75	512 KB	D
34h(I)	8 bit	256	128 x 48	8x16	1024x768	44.9	35.5	43	1 MB	B,C,D
34h	8 bit	256	128 x 48	8x16	1024x768	65	48.4	60	1 MB	C,D
34h	8 bit	256	128 x 48	8x16	1024x768	75	56.5	70	1 MB	D
34h	8 bit	256	128 x 48	8x16	1024x768	78.75	60	75	1 MB	D
28h(I)	4 bit	16	160 x 64	8x16	1280x1024	80	51	44	1 MB	D
38h(I)	8 bit	256	160 x 64	8x16	1280x1024	80	51	44	2 MB	D

Note: The "I" in the mode # column indicates "Interlaced".

† Refer to Electrical Specifications section for maximum clock frequencies.

'Linear' modes above are all addressed above 1MB.

CRT Codes:

A PS/2 fixed frequency analog CRT monitor or equivalent (31.5 / 35.5 KHz Horizontal Frequency Specification)

B Multi-Frequency CRT monitor (37.8 KHz Minimum Horizontal Frequency Specification) (NEC MultiSync 3D or equivalent)

C Multi-Frequency High-Performance CRT Monitor (48.5 KHz Min H Freq Specification) (Nanao Flexscan 9070s or equivalent)

D Multi-Frequency High-Performance CRT Monitor (60 KHz Min H Freq Specification) (MultiSync 5D, or equivalent)



**CPU BUS INTERFACE** 

The 64310 provides on-chip support for interface to PCI, and VESA Local Bus (VL-Bus), and 486 SX/DX Local Bus. Support is provided for 8-bit, 16-bit, and 32-bit cycles for both memory and I/O. The 64310 also provides a 'linear addressing' feature which allows display memory to be accessed in any area of upper memory of 2MB in size. For improved performance, key I/O registers are also memory mapped.

#### PCI INTERFACE

The PCI interface of the 64310 has been optimized to sustain long bursts in many video modes. Sustaining long bursts effectively increases the write throughput to the graphics subsystem. In many video modes, the bursting capability of the 64310 will provide performance on a PCI-Bus significantly higher than the maximum VL-Bus transfer rate. The 64310 is one of the first PCI graphics controllers to offer performance incentive to move from VL-Bus to PCI-Bus.

Systems with CPU's from Motorola, IBM, DEC and others require different byte ordering for pixel data than Intel CPU's. The 64310 supports Big Endian data translation, maintaining high performance in systems with Power PC or other architectures requiring this byte ordering. Big Endian support makes the 64310 attractive for a wider range of system implementations than just Intel-based PC's.

#### DISPLAY MEMORY INTERFACE

The 64310 serves as a DRAM controller for the system's display memory. It handles DRAM refresh, fetches data from display memory as required to refresh the screen, interfaces the CPU to display memory and supplies all necessary DRAM control signals. Display memory control signals are derived from the memory clock (MCLK) input.

The 64310 Wingine DGX can employ multiple display memory configurations providing the OEM with flexibility to use it in several designs with differing cost and performance criteria.

The 64310 supports the following display memory configurations using Fast Page Mode DRAMs:

- One 256Kx16 DRAM (512 KBytes)
- Four 256Kx4 DRAMs (512 KBytes)
- Two 256Kx16 DRAMs (1 MByte)
- Eight 256Kx4 DRAMs (1 MByte)
- Four 256Kx16 DRAMs (2 MBytes)
- Sixteen 256Kx4 DRAMs (2 MBytes)

Generally, DRAM speed and memory clock frequency are directly related. For example, 60ns DRAM can support up to 72 MHz MCLK. 70ns DRAM can support up to 64 MHz MCLK, and 80ns DRAM can support up to 52 MHz MCLK. Since every DRAM vendor's specifications are different, please consult the AC timing diagrams for detailed information.

The 64310 high performance VGA accelerator chip can boost its performance even further by using CHIPS' patent pending XRAM Video Cache<sup>TM</sup> technology. This can be implemented by adding an additional 256Kx4 DRAM which uses the same speed as the other video memory devices. For best results, two 256Kx4 DRAMs should be used for 2MByte memory configurations, although one DRAM may be used with 2MB if desired. In all configurations the 64310 supports all standard VGA display modes. Additional modes with higher resolution and pixel depths are also supported depending on the DRAM speed and memory capacity implemented.

For VGA compatibility, the display memory is arranged as four planes of 64 KBytes each. Each plane is eight bits wide for a total of 32 bits. All planes share a common address bus. Each plane has a separate CAS signal and share a common write enable (except when using 256K x 16 DRAMs with 2 WE# / 1 CAS# which separates byte accesses based on WE#). Planes 0/1 and 2/3 have separate RAS signals which operate independently only when in text modes. In 2MByte configurations the second bank is a duplicate of the first with an additional set of CAS control signals.

The entire display memory (512 KBytes to 2 MBytes) is always available to the CPU in regular four-plane mode, chained two-plane mode, and super-chained one-plane mode.

#### **DISPLAY INTERFACE**

The 64310 supports high resolution fixed frequency and variable frequency analog monitors in interlaced and non-interlaced modes of operation.

The 64310 supports resolutions up to 1280x1024 pixels with 256 colors or 1024x768 pixels with 64K colors in a 2 MB display memory configuration and supports Super-VGA resolutions such as 640 x 480 16.7M colors, 800x600 64K colors, and 1024x768 256 colors in 1MB display memory configurations.



#### FULL COMPATIBILITY

The 64310 is fully compatible with the IBM<sup>TM</sup> VGA standard at the hardware, register, and BIOS level. Mode initialization is supported at the BIOS and register levels, ensuring compatibility with all application software.

#### Write Protection

The 64310 has the ability to write protect the overscan or border color for European ergonomics display requirements.

#### **Extension Registers**

The 64310 employs an "Extension" Register set to control its enhanced features. These Extension Registers provide control of the CRT parameters for extended modes and control of the additional hardware features in the 64310. These registers are always accessible as an index/data register set at I/O port addresses 3D6-3D7h. None of the unused bits in the regular VGA registers are used for extensions. There are also 32-bit registers (DRXX) which control the BitBlt engine and hardware cursor. In linear modes these registers are accessible through the memory address space.

#### **Context Switching**

For support of multi-tasking, windowing, and context switching, the state of the 64310 (internal registers) is readable and writable. This feature is fully compatible with IBM's VGA. Additional registers are provided to allow read back of internal latches not readable in the IBM VGA.



#### **RESET, SETUP, AND TEST MODES**

#### **Reset Mode**

When this mode is activated either by pulling the RESET pin high in VL-Bus mode or the RESET# pin low in PCI mode, the 64310 is forced to VGA-compatible mode and is disabled. It must be enabled after deactivating the RESET pin by writing to the Global Enable Register (46E8h). The RESET / RESET# pin must be active for at least 1.5µs for the 64310 to enter a stable state.

#### **Setup Mode (XR01[2] = 0)**

In this mode, only the Global Enable register at I/O address 102h is accessible.

Setup mode is entered by writing a 1 to bit-4 of port 46E8h. This port is incorporated in the 64310. While in Setup mode, the video output is active if it was active prior to entering Setup mode and inactive if it was inactive prior to entering Setup mode.

#### **Setup Mode (XR01[2] = 1)**

In this mode, the Global Enable and Motherboard Disable registers at I/O addresses 102h and 106h are accessible.

Similar to the VGA standard setup (above), the setup mode is entered by writing a 1 to bit-4 of port 46E8h. This setup mode has an additional register, the Motherboard Disable register. This register permits the system BIOS to disable a 64310 installed on the motherboard if another VGA device is found in an extension slot. Otherwise this setup mode is identical to the VGA standard mode.


#### **Tri-State Mode**

In this mode, most output pins of the 64310 chip are disabled for testing of circuitry external to the chip. The 64310 will enter Tri-State mode when the RESET pin (pin 162) is pulled high. The 64310 will exit Tri-State mode when RESET goes inactive.

#### ICT (In-Circuit Test) Mode

In this mode, pins on the 64310 chip may be tested individually to determine if they are properly connected. The 64310 will enter ICT mode when RESET (pin 162) is active (high) and MBD15 (pin 58) is low as shown below. In ICT mode, all digital signal pins except WE#, XA4:1 and MA4:1 become inputs which are part of a long path starting at pin 59 (MDD6) and proceeding around the chip to pin 56 (OE#). ICT mode tests all pins except XTALO, RED, GREEN, BLUE, COMP, RSET, XA4:1, MA4:1, LCLK, MCLK, VCC and GND. All other pins are part of a NAND ring as shown below. The result of the NAND ring is output on pin 57 (WE#). A typical test environment will place all test ring input pins at a logical high level after enabling the test ring with RESET high and MBD15 low. Pins in the test ring (starting at pin 59 and moving counter-clockwise around the chip) are sequentially brought low. Upon each high to low transition, the output of the test ring (pin 57) should toggle.

Warning: This method is subject to change on future revisions of the 64310. Always refer to the most current data sheet for this device.





# CHIP ARCHITECTURE

The 64310 integrates eight major internal modules:

#### Sequencer

The Sequencer generates all CPU and display memory timing. It controls CPU access of display memory by inserting cycles dedicated to CPU access. It also contains mask registers which can prevent writes to individual display memory planes.

#### **CRT Controller**

The CRT Controller generates all the sync and timing signals for the display and also generates the addresses used for both display refresh and CPU access of display memory.

#### **Graphics Controller**

The Graphics Controller interfaces the 16 or 32-bit CPU data bus to the 32-bit internal data bus used by the four planes (Maps) of display memory. It also latches and supplies display memory data to the Attribute Controller for use in refreshing the screen image. For text modes this data is supplied in parallel form (character generator data and attribute code); for graphics modes it is converted to serial form (one bit from each of four bytes form a single pixel). The Graphics Controller can also perform any one of several types of logical operations on data while reading it from or writing it to display memory.

#### **Attribute Controller**

The Attribute Controller generates the 4-bit-wide VGA video data stream used to refresh the display. This is created in text modes from a font pattern and an attribute code which pass through a parallel to serial conversion. In graphics modes, the display memory contains the 4-bit pixel data. In text and 16 color graphics modes the 4-bit pixel data acts as an index into a set of 16 internal color look-up registers which generate a 6-bit color value. Two additional bits of color data are added to provide an 8-bit address to the VGA color palette. In 256-color modes, two 4-bit values may be passed through the color look-up registers and assembled into one 8-bit video data value. In high-resolution 256-color modes, an 8-bit video data value may be provided directly, bypassing the attribute controller color lookup registers. Text and cursor blink, underline and horizontal scrolling are also the responsibility of the Attribute Controller.

#### VGA Color Palette/DAC

The 64310 integrates an industry standard VGAcompatible palette DAC for support of analogoutput CRT displays.

The on-board VGA color palette contains a pixel mask register, 256x18 color lookup table (LUT), and triple 8-bit DACs for driving analog CRTs directly. The 'LM339' comparator function is implemented internally to generate the SENSE signal. The voltage reference for the internal DACs is also implemented on-chip.

#### True Color Support

Each DAC analog output provides 8-bit resolution (256 shades of color on each of the analog R, G, and B outputs). The internal DAC supports generation of 15 bit/pixel TARGA format (5R + 5G + 5B + 1 unused), 16 bit/pixel (5R + 6G + 5B), and 24bpp (8R + 8G + 8B) graphics output to analog CRT displays. 15bpp (also called '555' mode) is compatible with Sierra RAMDACs and 16 bpp (also called '565' mode) is compatible with XGA high-color mode.

#### **BitBlt Engine**

The BitBlt engine performs a wide range of tasks in graphics modes. In its simplest form it transfers blocks of data from one area of the screen to another without CPU supervision. It is also capable of performing address generation for system to screen transfers. All 256 Microsoft Windows Raster Operations are supported. It may also be used for font and monochrome bitmap expansion to full color depth from bitmaps stored in either system memory or display memory. The BitBlt engine contains Windows compatible а monochrome or full color (8x8) pattern register and a 3-operand logical raster operation block. The BitBlt engine is controlled by a set of 32-bit wide registers.



# Hardware Cursor

Hardware cursors are commonly used in windowing environments such as OS/2, X-Windows, and Microsoft Windows. The 64310 incorporates a 64x64x2 hardware cursor for support of graphic user interface (GUI) environments. The format is an AND plus an XOR plane which select between transparency, highlight (invert), and two user definable colors. The cursor RAM may also be divided up into quarters supporting storage for up to four cursors simultaneously. This has the advantage of allowing pseudo-dynamic cursor icons (rotating cartwheels, sand falling through an hourglass, etc.) and also eliminates the flashing which may occur when the active cursor's shape and position (hotspot) change simultaneously.

#### **Clock Synthesizer**

A dual programmable clock synthesizer complete with charge pumps and filters is integrated into the 64310. On reset, the clock synthesizer defaults to VGA compatible values. It requires a 14.31818MHz crystal or oscillator input to generate a reference frequency. If a crystal is used it does not require other passive components externally (no additional resistors or capacitors). Both clocks are programmable to function across the full specified operating range of both PCLK and MCLK.

# **CONFIGURATION SWITCHES**

The 64310 reads eight configuration bits. These signals are sampled on memory data bus bits MAD7:0 on the falling edge of RESET (or rising edge of RESET#). The state of MAD1:0 on RESET determines the bus interface type. MAD2 indicates whether the 64310 is on the motherboard or an add-in card. MAD3 can be used to disable the MAD4 determines where the video and chip. memory clocks are located (internal or external). If the internal clock synthesizer is selected, MAD5 determines if the reference is connected to a crystal or TTL oscillator input. MAD6 and MAD7 are currently unused and should be pulled low. All eight bits of the configuration byte are latched into an extension register (XR01) on RESET so software may determine the hardware configuration.

Memory data lines MAD7:0 for the corresponding bits must be externally connected to 47K pullups or pulldowns (or driven to the desired 0 or 1 level while RESET is active) so that they may be latched on the trailing edge of RESET. The 64310 does not implement pullup or pulldown resistors on these pins internally.

#### GENERAL PURPOSE I/O

There are five general purpose I/O (GPIO) pins which are controlled via XR71 and XR72. Several of these pins are multiplexed with optional functions such as external clock synthesizer, display communications channel, and feature connector support. If these features are not used then the corresponding pins may become user definable I/O pins. Additional features can be added to the 64310 by using these pins. These features include; reading the IBM monitor ID bits, controlling the programming voltage on a Flash ROM device, or as an interface to a serial Non-Volatile Memory (EEPROM).

# **CLOCK SELECTION**

The 64310 will typically be configured to use its internal clock synthesizer. On RESET the internal MCLK is set to 60MHz. A 60MHz MCLK is within the operational specification for 80ns DRAMs and is high enough to operate all standard VGA modes. The fixed Video CLK registers (Video CLK selects 0 and 1) are set as close as possible to the standard VGA frequencies (25.175MHz and 28.322MHz). These are the required frequencies for VGA compatible designs. The CLKSEL1:0 bits in the MISC Status Register are also cleared on RESET thus selecting Video (25.175MHz). The internal clock CLK0 synthesizer accepts either a TTL 14.31818MHz oscillator input on XTAL IN or a 14.31818MHz crystal on its XTAL IN / XTAL OUT pins. The internal clocks may be programmed to within 0.5% of any frequency between 10MHz and 80MHz. Standard video frequencies in this range are achieved to within the VESA recommended accuracy.

If an external clock synthesizer is used (e.g. 82C404C) the pixel clock is input on XTAL IN; the memory clock on MCLK.

The MCLK frequency is dependent upon the access speed of the DRAMs connected to the 64310. DRAM's with access times of 70ns are matched with an MCLK frequency of approximately 72MHz. The maximum video data rate for a given MCLK frequency is approximately 1.2x (Bytes/sec). Hence the maximum video data rate for 70ns DRAMs is about 90MBytes/sec.



#### **BIOS ROM INTERFACE**

The video BIOS is normally implemented as an 8bit (32Kx8) ROM. Typically a system will shadow the BIOS in system memory and thus it will only be read at boot time.

In all VL-Bus add-on cards the video BIOS is physically on the card and the BIOS ROM requires a buffer to drive its data onto the ISA bus. In VL-Bus add-in card designs the 64310 does not respond to BIOS accesses on the VL-Bus (no DEVSEL# is issued). Rather, the 64310 monitors accesses on the VL-Bus and the ROM data transfer occurs across the ISA bus. This allows byte alignment translation to occur in the system logic interface rather than requiring four transceivers on the VL-Bus card. For VL-Bus configurations the BIOS is decoded in the 32K range from 0C0000 - 0C7FFFh. For implementation information refer to the circuit examples in the Application Schematics section.

In all PCI add-on cards the video BIOS is physically on the card. The 64310 hides the ROM address and data buses behind its 32-bit memory data bus. Since the video BIOS is always shadowed in a PCI system and the BIOS is read only once during the BOOT sequence it may safely share the memory data bus lines. The 64310 can handle a BIOS up to 256KBytes in size. The base address is determined by the PCI configuration registers. This permits multiple code images for different processors (e.g. Intel x86, DEC Alpha, Motorola Power PC, etc...) to be contained in a single ROM.

In all motherboard direct processor interfaces it is presumed that the video BIOS is part of the system BIOS.

Chips and Technologies, Inc. supplies a video BIOS optimized for 64310 hardware. The BIOS supports the extended functions of the 64310, such as extended resolution modes. It is DPMS and DDC compatible and supports the VESA 'Super VGA' BIOS mode extensions. The BIOS Modification Program (BMP) enables OEMs to tailor their feature set by programming the extended functions. CHIPS offers the BIOS as a standard production version, a customized version, or as source code.

#### FLEXIBLE ARCHITECTURE

The 64310's flexible architecture enables OEMs to differentiate their products with enhanced features. OEMs can design one VGA subsystem and implement a wide range of features by selecting the display memory configuration, the XRAM Video Cache option, and a live video overlay option. A single VGA subsystem design can provide:

- Lowest cost: use one 256Kx16 DRAM (512 KBytes) for a minimum Super-VGA subsystem
- Standard Performance 1MByte subsystem: use two 256Kx16 DRAMs
- Highest Performance 1MByte DRAM system: use two 256Kx16 DRAMs plus a single 256Kx4 DRAM for XRAM Video Cache acceleration
- Extended Resolution: use four 256Kx16 DRAMs plus two 256Kx4 DRAMs for acceleration
- Add live video via the VAFC connector

The 64310 is an excellent option for main system motherboards which must support a wide range of processor performance. The 64310, with its XRAM Video Cache option, provides a scalability not available from any other DRAM based video controller.

#### PACKAGE

The 64310 is available in a 208-pin plastic flat pack (PFP).


#### **APPLICATION SCHEMATIC EXAMPLES**

Included in this document are the following application schematic examples:

- 1. Bus Interface: 32-bit VL Bus 32-bit PCI Bus
- 2. Memory Interface: 1, 2, 4 256Kx16 DRAMs 2-CAS# Memory Interface: 1, 2, 4 256Kx16 DRAMs 2-WE#
- 3. CRT/Video Interface: 8-bit Video Output CRT/Video Interface: 16-bit Video Output









#### **Pin List - Bus Interface**

<u>Pin#</u>	<u>Type</u>	<u>VL Bus</u>	<u>PU</u>	<u>Іон</u>	Iol	Load	PCI Bus	<u>PU</u>	<u>Іон</u>	<u>Iol</u>	Load
183	In	LCLK					CLK				
162	In	RESET		—		—	RESET †		—		
169	In	N/C					RESET#				
171	I/O	ROMCS#		_4	4	50	ROMCS#		-4	4	50
170	I/O	IRQ9		-36	24	50	INTA#		-16	8	50
26	I/O	LDEV#		-36	24	50	DEVSEL#		-36	24	50
25	I/O	LRDY#		-36	24	50	TRDY#		-36	24	50
24	In	RDYRTN#					IRDY#				
28	I/O	W/R#					STOP#		-36	8	50
29	I/O	M/IO#					PAR		-36	8	50
23	In	ADS#				—	FRAME#		_		
30	In	BE1#					BE1#				
11	In	BE3#					BE3#				
41	In	BE0#					BE0#				
22	In	BE2#					BE2#				
173	In	A2					Do Not Connect				
174	In	A3					Do Not Connect				
175	In	A4					Do Not Connect				
176	In	A5					Do Not Connect				
177	In	A6					Do Not Connect				
178	In	A7					Do Not Connect				
179	In	A8					Do Not Connect				
180	In	A9					Do Not Connect				
185	In	A10					Do Not Connect				
186	In	A11					Do Not Connect				
187	In	A12					Do Not Connect				
188	In	A13					Do Not Connect				
189	In	A14					Do Not Connect				
190	In	A15					Do Not Connect				
191	In	A16					Do Not Connect				
192	In	A17					Do Not Connect				
193	In	A18					Do Not Connect				
194	In	A19					Do Not Connect				
195	In	A20					Do Not Connect				
196	In	A21					Do Not Connect				
197	In	A22					Do Not Connect				<u> </u>
198	In	A23					Do Not Connect				
199	In	A24					Do Not Connect				
200	In	A25					Do Not Connect				
202	In	A26					Do Not Connect				<u> </u>
202	In	A27					Do Not Connect				<u>+</u>
203	In	A28					Do Not Connect				<u> </u>
204	In	A29					IDSEL				<u> </u>
205	I/O	A30					SERR#		-36	24	50
207	I/O I/O	A31					PERR#		-36	24	50

<sup>†</sup> Connect to external Pull-Down



#### **Pin List - Bus Interface**

<u>Pin#</u>	Type	<u>VL Bus</u>	<u>PU</u>	<u>Іон</u>	Iol	Load	PCI Bus	<u>PU</u>	<u><b>I</b>OH</u>	Iol	Load
51	I/O	D0		-16	8	50	AD0		-36	24	50
50	I/O	D1		-16	8	50	AD1		-36	24	50
49	I/O	D2		-16	8	50	AD2		-36	24	50
48	I/O	D3		-16	8	50	AD3		-36	24	50
46	I/O	D4		-16	8	50	AD4		-36	24	50
45	I/O	D5		-16	8	50	AD5		-36	24	50
43	I/O	D6		-16	8	50	AD6		-36	24	50
42	I/O	D7		-16	8	50	AD7		-36	24	50
40	I/O	D8		-16	8	50	AD8		-36	24	50
39	I/O	D9		-16	8	50	AD9		-36	24	50
37	I/O	D10		-16	8	50	AD10		-36	24	50
36	I/O	D11		-16	8	50	AD11		-36	24	50
34	I/O	D12		-16	8	50	AD12		-36	24	50
33	I/O	D13		-16	8	50	AD13		-36	24	50
32	I/O	D14		-16	8	50	AD14		-36	24	50
31	I/O	D15		-16	8	50	AD15		-36	24	50
21	I/O	D16		-16	8	50	AD16		-36	24	50
20	I/O	D17		-16	8	50	AD17		-36	24	50
19	I/O	D18		-16	8	50	AD18		-36	24	50
18	I/O	D19		-16	8	50	AD19		-36	24	50
16	I/O	D20		-16	8	50	AD20		-36	24	50
15	I/O	D21		-16	8	50	AD21		-36	24	50
13	I/O	D22		-16	8	50	AD22		-36	24	50
12	I/O	D23		-16	8	50	AD23		-36	24	50
10	I/O	D24		-16	8	50	AD24		-36	24	50
9	I/O	D25		-16	8	50	AD25		-36	24	50
7	I/O	D26		-16	8	50	AD26		-36	24	50
6	I/O	D27		-16	8	50	AD27		-36	24	50
4	I/O	D28		-16	8	50	AD28		-36	24	50
3	I/O	D29		-16	8	50	AD29		-36	24	50
2	I/O	D30		-16	8	50	AD30		-36	24	50
1	I/O	D31		-16	8	50	AD31		-36	24	50

Note: IOL/IOH are specified in mA; Load is specified in pF; • in 'PU' column indicates high value (50K) internal pullup at RESET



Alt

CFG0

CFG1

CFG2

CFG3

CFG4

CFG5

CFG6

CFG7

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_\_\_\_

\_

\_\_\_\_\_

#### Pin List - Display Memory Interface

<u>Pin#</u>	<u>Type</u> I	PU	<u>Іон</u>	<u>Iol</u>	Load	<b>Function</b>	<u>Alt</u>	Pin#	Type PU	<u>Іон</u>	<u>Iol</u>	Load	<b>Function</b>	
137	I/O		-8	8	50	MA0	XA0	97	I/O	-4	4	50	MAD0	ſ
138	Out		-16	16	50	MA1		96	I/O	-4	4	50	MAD1	F
142	Out		-16	16	50	MA2		95	I/O	-4	4	50	MAD2	F
146	Out		-16	16	50	MA3		94	I/O	-4	4	50	MAD3	F
149	Out		-16	16	50	MA4		93	I/O	-4	4	50	MAD4	
152	I/O		-8	8	50	MA5	XA5	92	I/O	-4	4	50	MAD5	F
153	I/O		-8	8	50	MA6	XA6	91	I/O	-4	4	50	MAD6	F
154	I/O		-8	8	50	MA7	XA7	90	I/O	-4	4	50	MAD7	F
155	I/O		-8	8	50	MA8	XA8	85	I/O I/O	-4	4	50	MAD7 MAD8	⊢
132		$\checkmark$	-8	8	50	RASA#	XRAS#	84	I/O I/O	-4	4	50	MAD9	-
53	I/O	$\checkmark$	-8	8	50	RASB#		83	I/O I/O	-4	4	50	MAD10	-
89	I/O		-12	12	50	CASAL0#	WEAL#	83	I/O I/O	-4	4	50	MAD10 MAD11	+
88	I/O		-12	12	50	CASAH0#	WEAH#	81	I/O I/O	-4	4	50	MAD11 MAD12	-
87	I/O		-12	12	50	CASBL0#	WEBL#	79	I/O I/O	-4	4	50	MAD12 MAD13	-
86	I/O		-12	12	50	CASBH0#	WEBH#	78	I/O I/O	-4	4	50	MAD13 MAD14	-
131	I/O		-12	12		CASAL1#	CASA0#	76	I/O I/O	-4	4	50	MAD14 MAD15	-
130	I/O		-12	12		CASAH1#								
55	I/O		-12	12	50	CASBL1#	CASB1#	75	I/O	-4	4	50	MBD0	
54	I/O		-12	12	50	CASBH1#	CASB0#	74	I/O	-4	4	50	MBD1	
57	Out		-12	12	50	WE#		73	I/O	_4	4	50	MBD2	
56	I/O		-12	12	50	OE#		72	I/O	-4	4	50	MBD3	1
								71	I/O	-4	4	50	MBD4	-
140	Out		-16	16	50	XA1		70	I/O	_4	4	50	MBD5	-
144	Out		-16	16	50	XA2		69	I/O	_4 _4	4	50	MBD6	-
148	Out		-16	16	50	XA3		68 67	I/O I/O	<u>-4</u> -4	$\frac{4}{4}$	50 50	MBD7 MBD8	-
151	Out		-16	16	50	XA4		65	I/O I/O	-4	$\frac{4}{4}$	50	MBD8 MBD9	-
136	I/O		-4	4	50	XCAS0#		64	I/O I/O	-4	4	50	MBD10	-
135	I/O	✓	-4	4	50	XCAS1#		62	I/O I/O	-4	4	50	MBD10 MBD11	F
134		✓	-4	4	50	XWE#		61	I/O	-4	4	50	MBD12	F
133	I/O	•	-4	4	50	XOE#		60	Ī/O	-4	4	50	MBD13	
	I/O							59	I/O	-4	4	50	MBD14	
139			_4	4	50	XD0		58	I/O	-4	4	50	MBD15	
143	I/O		-4	4	50	XD1								
147	I/O		_4	4	50	XD2								
150	I/O		-4	4	50	XD3								

Note: IOL/IOH are specified in mA; Load is specified in pF; • in 'PU' column indicates high value (50K) internal pullup at RESET



#### **Pin List - CRT Interface**

<u><b>Pin</b></u> #	Type	<u>PU</u>	<u>Ioh</u>	Iol	Load	Function	Alt
127	I/O		-12	12	50	HSYNC	
128	I/O		-12	12	50	VSYNC	
105						RSET	
104						COMP	
99	Out					RED	
101	Out					GREEN	
102	Out					BLUE	
100	VCC					AVCC	
103	GND					AGND	

#### **Pin List - Clock**

Pin#	Type	<u>PU</u>	<u>Іон</u>	IOL	Load	<b>Function</b>	Alt
182	I/O		-2	2	50	MCLK	
158	In					XTALI	VCLK
159	Out		-1	1	25	XTALO	
160	VCC					CVCC0	
161	VCC					CVCC1	
157	GND					CGND0	
163	GND		—			CGND1	

#### Pin List - Video Port

			T		тт	T (*	A 14
<u>Pin#</u>	<u>Type</u>	PU	<u>Іон</u>	IOL	Load	<b>Function</b>	<u>Alt</u>
125	I/O		-4	4	50	KEY	BLANK#
124	I/O		-8	8	50	PCLK	
107	I/O		-4	4	50	VID0	PO
108	I/O		-4	4	50	VID1	P1
109	I/O		-4	4	50	VID2	P2
110	I/O		-4	4	50	VID3	P3
111	I/O		-4	4	50	VID4	P4
112	I/O		-4	4	50	VID5	P5
113	I/O		-4	4	50	VID6	P6
114	I/O		-4	4	50	VID7	P7
116	In					VID8	
117	In					VID9	
118	In					VID10	
119	In					VID11	
120	In					VID12	
121	In					VID13	
122	In					VID14	
123	In					VID15	

Pin L	list - P	owe	er and	d Gr	ound		
Pin#	<u>Type</u>	<u>PU</u>	<u>Іон</u>	<u>Iol</u>	Load	<b>Function</b>	<u>Alt</u>
5	VCC					BVCC	
14	VCC					BVCC	
38	VCC					BVCC	
47	VCC					BVCC	
66	VCC		—	—		MVCC	
80	VCC		—	—		IVCC	
126	VCC					DVCC	
145	VCC					XVCC	
181	VCC					IVCC	
201	VCC					RVCC	
8	GND				—	BGND	
17	GND		—		—	BGND	
27	GND		—		—	BGND	
35	GND				—	BGND	
44	GND				—	BGND	
52	GND				—	BGND	
63	GND				—	MGND	
77	GND		—		—	IGND	
98	GND			—		MGND	
106	GND		—	—	—	RGND	
115	GND					DGND	
129	GND					XGND	
141	GND					XGND	
156	GND					XGND	
172	GND					BGND	
184	GND					IGND	
208	GND					BGND	

#### Pin List - General Purpose I/O

				1			
<u>Pin#</u>	Type	<u>PU</u>	<u>Іон</u>	IOL	Load	<b>Function</b>	Alt
164	I/O		-4	4	50	GPIO 2	EVIDEO#
165	I/O		-4	4	50	GPIO 3	ESYNC#
166	I/O		-4	4	50	GPIO 5	ECLK#
167	I/O		-4	4	50	GPIO 6	CSEL0, DDC DATA
168	I/O		-4	4	50	GPIO 7	CSEL1, DDC CLK

Note: IOL/IOH are specified in mA; Load is specified in pF; • in 'PU' column indicates high value (50K) internal pullup at RESET



# 486 CPU Direct/VL-Bus Interface

Pin#	Pin Name	Туре	Active	Description
51	D00	I/O	High	System Data Bus.
50	D01	I/O	High	In 22 hit CDU Local Due designs these data lines
49	D02	I/O	High	In 32-bit CPU Local Bus designs these data lines connect directly to the processor data lines. On the VL-
48	D03	I/O	High	
46	D04	I/O	High	Bus they connect to the corresponding buffered or unbuffered data signal.
45	D05	I/O	High	unburrereu data signai.
43	D06	I/O	High	
42	D07	I/O	High	
40	D08	I/O	High	
39	D09	I/O	High	
37	D10	I/O	High	
36	D11	I/O	High	
34	D12	I/O	High	
33	D13	I/O	High	
32	D14	I/O	High	
31	D15	I/O	High	
21	D16	I/O	High	
20	D17	I/O	High	
19	D18	I/O	High	
18	D19	I/O	High	
16	D20	I/O	High	
15	D21	I/O	High	
13	D22	I/O	High	
12	D23	I/O	High	
10	D24	I/O	High	
9	D25	I/O	High	
7	D26	I/O	High	
6	D27	I/O	High	
4	D28	I/O	High	
3	D29	I/O	High	
2	D30	I/O	High	
1	D31	I/O	High	



# 486 CPUDirect/VL-Bus Interface (continued)

Pin#	Pin Name	Туре	Active	Description
41	BE0#	In	Low	Byte Enable 0. Indicates data transfer on D7:D0 for the current cycle.
30	BE1#	In	Low	Byte Enable 1. Indicates data transfer on D15:D8 for the current cycle.
22	BE2#	In	Low	Byte Enable 2. Indicates data transfer on D23:D16 for the current cycle.
11	BE3#	In	Low	Byte Enable 3. BE3# indicates that data is to be trans- ferred over the data bus on D31:24 during the current access.
173	A2	In	High	System Address Bus
174	A3	In	High	
175 176	A4 A5	In In	High	In both VL-Bus and 32-bit CPU address interfaces the
170	A5 A6	In	High High	pins are connected directly to the bus.
178	A0 A7	In	High	
179	A8	In	High	
180	A9	In	High	
185	A10	In	High	
186	A11	In	High	
187	A12	In	High	
188	A13	In	High	
189	A14	In	High	
190	A15	In	High	
191	A16	In	High	
192	A17	In	High	
193	A18	In	High	
194 195	A19 A20	In In	High	
195 196	A20 A21	In	High High	
190	A21 A22	In	High	
197	A22 A23	In	High	
199	A24	In	High	
200	A25	In	High	
202	A26	In	High	
203	A27	In	High	
204	A28	In	High	
205	A29	In	High	
206	A30	In	High	
207	A31	In	High	



# 486 CPU Direct/VL-Bus Interface (continued)

Pin#	Pin Name	Туре	Active	Description
162 169	RESET RESET#	In In	High Low	Reset. There are two reset pins to choose from. Connect RESET to the ISA RESET DRV reset signal in VL-Bus designs if an active high reset is desired. If the active low RESET is desired, pull down RESET (4.7K) and connect RESET# to the RESET# signal on the VL-Bus. RESET# has an internal pull-up and may be left unconnected if desired. RESET must be pulled low externally if not used.
25	LRDY#	OC	Low	Local Ready. Driven low during VL-Bus and CPU local bus cycles to indicate the current cycle should be completed. This signal is driven high at the end of the cycle, then tristated. In VESA local bus cycles the end of the cycle is acknowledged with RDYRTN#.
24	RDYRTN#	In	Low	Handshaking signal in the VL-Bus interface indicating synchronization of RDY# by the local bus master/controller to the processor. Upon receipt of this HCLK synchronous signal the 64310 will stop driving the bus (if a read cycle was active) and terminate the current cycle. For processor interfaces other than VL- Bus the RDYRTN# pin should be connected to LRDY#.
26	LDEV#	Out/OC	Low	In VL-Bus and CPU local bus interfaces indicates that the 64310 owns the current cycle based on the memory or I/O address which has been broadcast. It may be an output buffer or an open collector driver sharing a common control signal with other local devices.
23	ADS#	In	Low	In VL-Bus and CPU local bus interfaces indicates valid address and control signal information is present. It is used for all decodes to indicate the start of a bus cycle.
29	M/IO#	In	Both	In VL-Bus and CPU local bus interfaces indicates memory or I/O cycle: $1 = \text{memory}, 0 = \text{I/O}$ . It is sampled on the rising edge of the CPU clock when ADS# is active.
28	W/R#	In	Low	This control signal indicates a write (high) or read (low) operation. It is sampled on the rising edge of the CPU clock when ADS# is active.



# 486 CPU Direct/VL-Bus Interface (continued)

Pin#	Pin Name	Туре	Active	Description
183	LCLK	In	Both	Local Clock. In VL-Bus and CPU local bus interfaces it is connected to the CPU 1x clock. Most 386DX, and all 486 chipsets generate the required 1x clock. Note that the frequency of LCLK must be less than or equal to the internal memory clock:
				f <sub>LCLK</sub> f <sub>MCLK</sub>
170	IRQ# (IRQ)	Out	Both	Frame Interrupt Output. Interrupt polarity is program- mable. Set when interrupt on VSYNC is enabled. Cleared by reprogramming register 11h in the CRT Controller. See also XR14 bit–7.
171	ROMCS#	Out	Low	For VL-Bus add-on cards indicates valid ROM access in memory address range 00C0000-00C7FFFh. Note that the 64310 does not respond with LDEV# nor LRDY#. It is expected that if a ROM is implemented it will transfer its data across the ISA bus. This permits the ISA controller to handle the byte steering to the CPU. For direct interface planar designs not requiring a VGA ROM simply do not connect this pin.



Pin#	Pin Name	Туре	Active	Description
51	AD00	I/O	High	Multiplexed System Address/Data Bus.
50	AD01	I/O	High	
49	AD02	I/O	High	The Address phase is the clock cycle in which FRAME#
48	AD03	I/O	High	is asserted. AD00 and AD01 are only decoded for I/O
46	AD04	I/O	High	cycles. Memory addresses are always DWORD. Data
45	AD05	I/O	High	is valid on the bus when IRDY# and TRDY# are both
43	AD06	I/O	High	active (low).
42	AD07	I/O	High	
40	AD08	I/O	High	
39	AD09	I/O	High	
37	AD10	I/O	High	
36	AD11	I/O	High	
34	AD12	I/O	High	
33	AD13	I/O	High	
32	AD14	I/O	High	
31	AD15	I/O	High	
21	AD16	I/O	High	
20	AD17	I/O	High	
19	AD18	I/O	High	
18	AD19	I/O	High	
16	AD20	I/O	High	
15	AD21	I/O	High	
13	AD22	I/O	High	
12	AD23	I/O	High	
10	AD24	I/O	High	
9	AD25	I/O	High	
7	AD26	I/O	High	
6	AD27	I/O	High	
4	AD28	I/O	High	
3	AD29	I/O	High	
2	AD30	I/O	High	
1	AD31	I/O	High	
41	C/BE0#	In	Low	Bus Command and Byte Enables. During the address
30	C/BE1#	In	Low	phase the command is transferred on C/BE3:0#. During
22	C/BE2#	In	Low	data phases these pins indicate which byte lanes contain
11	C/BE3#	In	Low	valid data.
			LUW	rano outu.



# **Pin Descriptions**

# **PIN DESCRIPTIONS**

# PCI Bus Interface (continued)

Pin#	Pin Name	Туре	Active	Description
183	CLK	In	Both	Clock. Bus clock provides timing for generating and sampling all synchronous PCI signals
162	RESET	In	High	VL-Bus Reset. This should be pulled low for PCI implementations.
169	RESET#	In	Low	PCI-Bus Reset. This signal is used to bring the 64310 to a known state. Internal registers are set/cleared to predetermined values. During reset most pins are in a tri-state mode as per the In-Circuit Test description.
29	PAR	I/O	High	Parity. Even parity is generated across C/BE3:0# and AD31:0. During address phases, PAR is a valid input one clock after the address phase. During data phases of write cycles, PAR is a valid input one clock after IRDY# is asserted active. During the data phase of read cycles, PAR is a valid ouput one clock after TRDY# is asserted by the 64310.
23	FRAME#	In	Low	Cycle Frame. Indicates the beginning and duration of an access.
24	IRDY#	In	Low	Initiator Ready. Indicates that the initiating agent is able to complete the current data phase.
25	TRDY#	I/O	Low	Target Ready. Indicates that the target agent (64310) is able to complete the current data phase.
28	STOP#	I/O	Low	Stop. Indicates that the 64310 is requesting to stop the current transaction.
205	IDSEL	In	High	Initialization Device Select. This input is used as a chip select during configuration cycles.
26	DEVSEL#	I/O	Low	Device Select. This signal is driven active (low) by the 64310 during a valid I/O or memory decode.
207	PERR#	I/O	Low	Parity Error. Indicates a data parity error.
206	SERR#	I/O	Low	System Error. Indicates a catastrophic system error such as a parity error on an address cycle.
170	INTA#	I/O	Low	Interrupt. Level Sensitive interrupt indicates Vertical Retrace interval is active when enabled.
171	ROMCS#	I/O	Low	For PCI add-on cards indicates a valid ROM access. It should be connected to both the CS and OE pins of the ROM. See the schematic section for a connection description. The ROM size is up to 256Kbytes. The base address is set in the PCI configuration space.



# DisplayMemoryInterface

Pin#	Pin Name	Туре	Active	Descripti	on
137 138 142 146 149 152	MA0 MA1 MA2 MA3 MA4 MA5	(XA0) (XA5)	Out Out Out Out Out Out	High High High High High High	DRAM address bus. If an accelerator RAM is installed it uses address lines XA8:5,0 which are shared with MA8:5,0 in conjunction with XA4:1.
153 154 155	MA6 MA7 MA8	(XA6) (XA7) (XA8)	Out Out Out	High High High	
132	RASA#	(XRAS#)	Out	Low	Row address strobe for memory bus "A" (planes 0-1) and accelerator RAM if installed.
53	RASB#		Out	Low	Row address strobe for memory bus "B" (planes 2-3).
89	CASAL0#	(WEAL#)	Out	Low	Column address strobe for Bank 0/Plane 0 in configura- tions using 2 CAS#/1 WE#. In configurations using 2 WE#/1 CAS# this pin is the Write Enable for plane 0.
88	CASAH0#	(WEAH#)	Out	Low	Column address strobe for Bank 0/Plane 1 in configura- tions using 2 CAS#/1 WE#. In configurations using 2 WE#/1 CAS# this pin is the Write Enable for plane 1.
87	CASBL0#	(WEBL#)	Out	Low	Column address strobe for Bank 0/Plane 2 in configura- tions using 2 CAS#/1 WE#. In configurations using 2 WE#/1 CAS# this pin is the Write Enable for plane 2.
86	CASBH0#	(WEBH#)	Out	Low	Column address strobe for Bank 0/Plane 3 in configura- tions using 2 CAS#/1 WE#. In configurations using 2 WE#/1 CAS# this pin is the Write Enable for plane 3.
131	CASAL1#	(CASA0#)	Out	Low	Column address strobe for Bank 1/Plane 0 in configura- tions using 2 CAS#/1 WE#. In configurations using 2 WE#/1 CAS# this pin is the Column Address Strobe for Bank 0/Plane 0+1.
130	CASAH1#	(CASA1#)	Out	Low	Column address strobe for Bank 1/Plane 1 in configura- tions using 2 CAS#/1 WE#. In configurations using 2 WE#/1 CAS# this pin is the Column Address Strobe for Bank 1/Plane 0+1.
55	CASBL1#	(CASB1#)	Out	Low	Column address strobe for Bank 1/Plane 2 in configura- tions using 2 CAS#/1 WE#. In configurations using 2 WE#/1 CAS# this pin is the Column Address Strobe for Bank 1/Plane 2+3.
54	CASBH1#	(CASB0#)	Out	Low	Column address strobe for Bank 1/Plane 3 in configura- tions using 2 CAS#/1 WE#. In configurations using 2 WE#/1 CAS# this pin is the Column Address Strobe for Bank 0/Plane 2+3.

**Note:** Pin names in parentheses (...) indicate alternate functions



# Display Memory Interface (continued)

Pin#	Pin Name		Туре	ActivDescription
57	WE#	Out	Low	Write Enable in configurations using a common Write Enable and one CAS per plane.
56	OE#	Out	Low	OutputEnable
97	MAD0 (ROMA17)(16B#)	I/O	High	Plane 0 Memory Data
96	MAD1 (ROMA16)(PCI#)	I/O	High	
95	MAD2 (ROMA14)(SDIS#)	I/O	High	
94	MAD3 (ROMA15)(CE)	I/O	High	
93	MAD4 (ROMA13)(EC#)	I/O	High	In PCI configuration when a local ROM is implemented
92	MAD5 (ROMA12)(TTL#)	I/O	High	the ROM address bus is connected to MAD0:15 and
91	MAD6 (ROMA8) (CFG6)	I/O	High	MBD0-1 and the ROM data bus is connected to MBD8-
90	MAD7 (ROMA7) (CFG7)	I/O	High	15 as indicated.
85	MAD8 (ROMA9) (CFG8)	I/O	High	Plane 1 Memory Data
84	MAD9 (ROMA6) (CFG9)	I/O	High	•
83	MAD10 (ROMA11) (CFG10)	I/O	High	
82	MAD11 (ROMA5) (CFG11)	I/O	High	(Note: On the trailing edge of reset the chip
81	MAD12 (ROMA10) (CFG12)	I/O	High	configuration is latched from MAD0:15. The state of
79	MAD13 (ROMA4) (CFG13)		High	the configuration is saved in XR01 and XR74. See the
78	MAD14 (ROMA3) (CFG14)		High	XR01 and XR74 register descriptions for more detailed
76	MAD15 (ROMA2) (CFG15)	I/O	High	configuration pin descriptions).
75	MBD0 (ROMA1)	I/O	High	
74	MBD1 (ROMA0)	I/O	High	Plane 2 Memory Data
73	MBD2	I/O	High	•
72	MBD3	I/O	High	
71	MBD4	I/O	High	
70	MBD5	I/O	High	
69	MBD6	I/O	High	
68	MBD7	I/O	High	
67	MBD8 (ROMD0)	I/O	High	
65	MBD9 (ROMD1)	Ĩ/Ŏ	High	Plane 3 Memory Data
64	MBD10 (ROMD2)	I/O	High	- 5
62	MBD11 (ROMD3)	Ī/Ō	High	
61	MBD12 (ROMD4)	I/O	High	
60	MBD13 (ROMD5)	I/O	High	
59	MBD14 (ROMD6)	I/O	High	
58	MBD15 (ROMD7)	I/O	High	

Note: Pin names in parentheses (...) indicate alternate functions



# Display Memory Interface (continued)

Pin#	Pin Name	Туре	Active	Description
140 144 148 151	XA1 XA2 XA3 XA4	Out Out Out Out	High High High High	Memory address for optional accelerator RAM. XA4:1 in combination with MA8:5, and MA0 define the nine bit address for the accelerator RAM.
136	XCAS0#	Out	Low	Column address strobe for bank 0 accelerator RAM
135	XCAS1#	Out	Low	Column address strobe for bank 1 accelerator RAM
134	XWE#	Out	Low	Write Enable for accelerator RAM
133	XOE#	Out	Low	Output Enable for accelerator RAM
139 143 147 150	XD0 XD1 XD2 XD3	I/O I/O I/O I/O	High High High High	AcceleratorRAMMemoryData



#### **CRTVideoInterface**

Pin#	Pin Name		Туре	Active	Description
127	HSYNC		Out	Both	CRT Horizontal Sync pulse (programmable polarity).
128	VSYNC		Out	Both	CRT Vertical Sync pulse (programmable polarity).
125	KEY	(BLANK#)	In Out	High Both	Live Video Key. If an external palette is not enabled (XR06[0]=0) then this pin is an input (KEY) which can be used to qualify live video overlays. Blanking signal for an external color palette chip (polarity is programmable: see XR28 bit-0). This pin may also be redefined as a Display Enable signal (see XR28 bit-1). External RAMDAC support may be enabled via XR06[0] and XR73[4]. BLANK# may also be used by an external secondary video source for synchronization.
164	GPIO 2	(EVIDEO#)	I/O	Both	This pin is a general purpose I/O pin. It is controlled through extended registers XR71 and XR72. When the feature connector is enabled, this pin becomes the EVIDEO# input. When low, it tri-states the P7:0 data for the standard and advanced feature connectors.
165	GPIO 3	(ESYNC#)	I/O	Both	This pin is a general purpose I/O pin. It is controlled through extended registers XR71 and XR72. When the feature connector is enabled, this pin becomes the ESYNC# input. When low, it tri-states the VSYNC, HSYNC, and BLANK# outputs.
		(VRDY)	In	High	When in VAFC mode this pin indicates valid video data is being input.
124	PCLK		Out	Both	Pixel Data clock. Pixel data is valid on P7:0 on the rising edge of PCLK while BLANK# is inactive. BLANK# is also sampled on the rising edge of PCLK.
105	RSET		In	n/a	Analog reference. The internal RAMDAC has an internal voltage reference to set its maximum output current. A resistor value of 383 is required between RSET and AGND to correctly set the maximum output voltage to 713mV assuming 150 output load resistors on the RGB outputs (a total load of 50 ).
99 101 102	RED GREEN BLUE		Out Out Out	High High High	RGB analog outputs. These current sources have a maximum output current set by the internal voltage reference. They are PS/2 compatible (no sync on green; 50 load when connected to a 75 matched impedance cable).

**Note:** Pin names in parentheses (...) indicate alternate functions



# Pin Descriptions

#### **PIN DESCRIPTIONS**

# CRT Video Interface (continued)

Pin#	Pin Name		Туре	Active	Description
107 108 109 110 111 112 113 114	VID0 VID1 VID2 VID3 VID4 VID5 VID6 VID7	(P0) (P1) (P2) (P3) (P4) (P5) (P6) (P7)	I/O I/O I/O I/O I/O I/O I/O	High High High High High High High High	8-bit CRT pixel data to external RAMDAC if XR06[0] = 1. If XR06[0] = 0, these pins are used to input the low byte of the 16-bit RGB live video overlay.
116 117 118 119 120 121 122 123	VID8 VID9 VID10 VID11 VID12 VID13 VID14 VID15		In In In In In In	High High High High High High High High	These pins input the high byte of the 16-bit RGB live video overlay.
100	AVCC		VCC		Analog power for the internal RAMDAC. This power should be isolated from the digital VCC as described in the Functional Description of the internal RAMDAC.
103	AGND		GND		Analog ground for the internal RAMDAC. The analog ground may be common with the digital ground but should be connected at only a single point (20 mil trace connecting the AGND island to GND) as close to the AGND pin as possible. AGND must be decoupled from AVCC by a 0.1µf capacitor as close to these pins as is physically possible. See the Functional Description of the internal RAMDAC for a complete description.
104	COMP		In		Decoupling node for internal DAC reference current. This pin should be left unconnected.

**Note:** Pin names in parentheses (...) indicate alternate functions



# **PIN DESCRIPTIONS**

# Misc, Clock, Power, and Ground

Pin#	PinName		Туре	Active	Description
166	GPIO 5	(ECLK#) (VCLK)	I/O	Both	General Purpose I/O. When the feature connector is enabled, this pin becomes the ECLK# input. When low, it will tri-state the output of the pixel clock (PCLK). Video data clock. The maximum frequency is 37.5MHz. This clock is used to latch the video data input on VID15:0 and also to sample VRDY.
167	GPIO 6	(CSEL0)	I/O	Both	These pins are general purpose outputs when using the
168	GPIO 7	(DDCDATA) (CSEL1) (DDC CLK)	I/O	Both	internal clock synthesizer. If an external clock synthe- sizer is used (XR01[4]=0) they reflect the state of MSR[3:2] clock select bits. They are defined by the BIOS as the data and clock lines used for implementing DDC1 and DDC2B display data communications protocol.
182	MCLK		I/O	n/a	When using the internal clock synthesizer this pin outputs the memory clock. If an external clock synthe- sizer is used (XR01[4]=0) then this is the input pin for the memory clock.
158	XTALI	(VCLK)	In	n/a	When using the internal clock synthesizer this pin should be connected directly to a series resonant 14.31818MHz crystal (XR01[5]=1) or a 14.31818MHz reference source (XR01[5]=0). If an external clock synthesizer is used (XR01[4]=0) then this is the video clock input.
159	XTALO		Out	n/a	For internal clock synthesizer use with an external crystal (XR01[5:4]=11) this pin should be connected directly to one of the pins of a series resonant 14.31818MHz crystal. If an external 14.3818MHz source or external clock synthesizer is used this pin must be left unconnected.
160 161 157 163	CVCC0 CVCC1 CGND0 CGND1		VCC VCC GND GND	  	Analog Power pins for the internal clock synthesizer. These power and ground pins must be carefully decoupled individually. Read the section on clock ground layout in the Functional Description.

Note: Pin names in parentheses (...) indicate alternate functions



#### **PIN DESCRIPTIONS**

# **Pin Descriptions**

# **Digital Power and Ground**

Pin#	Pin Name	Туре	Active	Description
5	BVCC	VCC		Power (Bus)
14	BVCC	VCC		Power (Bus)
38	BVCC	VCC		Power (Bus)
47	BVCC	VCC		Power (Bus)
66	MVCC	VCC		Power (Memory)
80	IVCC	VCC		Power (Internal Logic)
126	DVCC	VCC		Power (Display)
145	XVCC	VCC		Power (XRAM)
181	IVCC	VCC		Power (Internal Logic)
201	RVCC	VCC		Power (Reference)
8	BGND	GND		Ground (Bus)
17	BGND	GND		Ground (Bus)
27	BGND	GND		Ground (Bus)
35	BGND	GND		Ground (Bus)
44	BGND	GND		Ground (Bus)
52	BGND	GND		Ground (Bus)
63	MGND	GND		Ground (Memory)
77	IGND	GND		Ground (Internal Logic)
98	MGND	GND		Ground (Memory)
106	RGND	GND		Ground (Reference Current - DAC)
115	DGND	GND		Ground (Display)
129	XGND	GND		Ground (XRAM)
141	XGND	GND		Ground (XRAM)
156	XGND	GND		Ground (XRAM)
172	BGND	GND		Ground (Bus)
184	IGND	GND		Ground (Internal Logic)
208	BGND	GND		Ground (Bus)

Note: Pin names in parentheses (...) indicate alternate functions



# I/O Map

PortAddres		Write						
0102	GlobalEnable	GlobalEnable						
0106	MotherboardDisable	MotherboardDisable						
03B0	Reserved for MDA/Hercules	Reserved for MDA/Hercules						
03B1	Reserved for MDA/Hercules	Reserved for MDA/Hercules Mono						
03B2	Reserved for MDA/Hercules	Reserved for MDA/Hercules Mode						
03B3	Reserved for MDA/Hercules	Reserved for MDA/Hercules						
03B4	CRTC Index	CRTC Index						
03B5	CRTCData	CRTCData						
03B6	Reserved for MDA/Hercules	Reserved for MDA/Hercules						
03B7	Reserved for MDA/Hercules	Reserved for MDA/Hercules						
03B8	Reserved for Hercules Mode Register	Reserved for Hercules Mode Register						
03B9		Set Light Pen FF (ignored)						
03BA	Status Register (STAT)	Feature Control Register (FCR)						
03BA 03BB		Clear Light Pen FF (ignored)						
03BC		Cical Eight Fell I F (Ighored)						
03BC 03BD	Decemberd	avatana nanallal nant						
03BE	Reserved for	system parallel port						
03BF	Reserved for Hercules Configuration Reg	Reserved for Hercules Configuration Reg						
03C0	Attribute Controller Index / Data	Attribute Controller Index/Data						
03C1	Attribute Controller Index/ Data	Attribute Controller Index/ Data						
03C2	Feature Control Register (FCR)	Miscellaneous Output Register (MSR)						
03C3	Reserved	Reserved						
03C4	Sequencer Index	Sequencer Index						
03C5	SequencerData	SequencerData						
03C6	Color Palette Mask	Color Palette Mask						
03C0 03C7	Color Palette State	Color Palette Read Mode Index						
03C8	Color Palette Write Mode Index	Color Palette Write Mode Index						
03C8 03C9	Color Palette Data	ColorPalette Data						
03C3	Feature Read Register (FEAT)							
03CB								
03CD 03CC	Miscellaneous Output Register (MSR)							
03CD								
03CE	 Crophics Controllor Index	Graphics Controller Index						
03CE 03CF	Graphics Controller Index	Graphics Controller Data						
03CF	Graphics Controller Data	Graphics Controller Data						
N3D0†	CHIPS <sup>TM</sup> DR Register Extensions	CHIPS <sup>TM</sup> DR Register Extensions						
N3D1†	CHIPS <sup>TM</sup> DR Register Extensions	CHIPS <sup>TM</sup> DR Register Extensions Color						
N3D2†	CHIPS <sup>TM</sup> DR Register Extensions	CHIPS <sup>TM</sup> DR Register Extensions Mode						
N3D3†	CHIPS <sup>TM</sup> DR Register Extensions	CHIPS <sup>TM</sup> DR Register Extensions						
03D4	CRTC Index	CRTC Index						
03D5	CRTCData	CRTCData						
03D6	CHIPS <sup>TM</sup> Extensions Index	CHIPS <sup>TM</sup> Extensions Index						
03D7	CHIPS <sup>TM</sup> Extensions Data	CHIPS <sup>TM</sup> Extensions Data						
03D8	Reserved for CGA Mode Register	Reserved for CGA Mode Register						
03D0 03D9	Reserved for CGA Color Register	Reserved for CGA Color Register						
03D7 03DA	Status Register (STAT)	Feature Control Register (FCR)						
		Clear Light Pen FF (ignored)						
U3DB								
03DB 03DC		Set Light Pen FF (ignored)						

 46E8
 - Setup Control

 Note:
 † Addresses may be of the form 'Innn nn11 1101 00xx' where nnnnn specifies 1 of 32 DR registers.



# **REGISTER SUMMARY - CGA, MDA, AND HERCULES MODEs**

Register	<u>Register Name</u>	<u>Bits</u>	Access	I/OPort-MDA/Herc	<u>I/O Port - CGA</u>	Comment
ST00 (STAT)	Display Status	7	R	3BA	3DA	ref only
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB(ignored)	3DB(ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9(ignored)	3DC(ignored)	ref only: no light pen
MODE	CGA/MDA/Hercules Mode Control	7	R/W	3B8	3D8	ref only
COLOR	CGA Color Select	6	R/W	n/a	3D9	ref only
HCFG	Hercules Configuration	2	W	3BF	n/a	ref only
RX, R0-11	'6845' Registers	0-8	R/W	3B4-3B5	3D4-3D5	ref only

# **REGISTER SUMMARY - EGA MODE**

<b>Register</b>	Register Name	<b>Bits</b>	Access	<u>I/O Port - Mono</u>	I/O Port - Color	Comment
MSR	Miscellaneous Output	7	W	3C2	3C2	ref only
FCR	Feature Control	3	W	3BA	3DA	ref only
ST00 (FEAT)	Feature Read (Input Status 0)	4	R	3C2	3C2	ref only
ST01 (STAT)	Display Status (Input Status 1)	7	R	3BA	3DA	ref only
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB(ignored)	3DB(ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9(ignored)	3DC(ignored)	ref only: no light pen
SRX, SR0-7	Sequencer	0-8	R/W	3C4-3C5	3C4-3C5	ref only
CRX, CR0-24	CRT Controller	0-8	R/W	3B4-3B5	3D4-3D5	ref only
GRX, GR0-8	Graphics Controller	0-8	R/W	3CE-3CF	3CE-3CF	ref only
ARX, AR0-14	Attributes Controller	0-8	R/W	3C0-3C1	3C0-3C1	ref only

<u>Register</u> SETUP	<u>Register Name</u> Setup Control	<u>Bits</u> 2	Access W	<u>I/O Port - Mono</u> 46E8	<u>I/O Port - Color</u> 46E8	<u>Comment</u> VL Only
ENABLE	Global Enable	1	R/W	102	1020	Setup Only
SDIS	MotherboardDisable	2	R/W	106	106	Setup Only
MSR	Miscellaneous Output	7	W	3C2	3C2	
			R	3CC	3CC	
FCR	Feature Control	3	W	3BA	3DA	
			R	3CA	3CA	
ST00 (FEAT)	Feature Read (Input Status 0)	4	R	3C2	3C2	
ST01 (STAT)	Display Status (Input Status 1)	6	R	3BA	3DA	
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB(ignored)	3DB(ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9(ignored)	3DC(ignored)	ref only: no light pen
DACMASK	Color Palette Pixel Mask	8	R/W	3C6, 83C6	3C6, 83C6	
DACSTATE	Color Palette State	2	R	3C7, 83C7	3C7, 83C7	
DACRX	Color Palette Read-Mode Index	8	W	3C7, 83C7	3C7, 83C7	
DACWX	Color Palette Write-Mode Index	8	R/W	3C8, 83C8	3C8, 83C8	
DACDATA	Color Palette Data 0-FF	3x6 or 3x8	R/W	3C9, 83C9	3C9, 83C9	
SRX, SR0-7	Sequencer	0-8	R/W	3C4-3C5	3C4-3C5	
CRX, CR0-24	CRT Controller	0-8	R/W	3B4-3B5	3D4-3D5	
GRX, GR0-8	Graphics Controller	0-8	R/W	3CE-3CF	3CE-3CF	
ARX, AR0-14	Attributes Controller	0-8	R/W	3C0-3C1	3C0-3C1	
XRX, XR0-7F	Extension Registers	0-8	R/W	3D6-3D7	3D6-3D7	
DR00-DR0C	32-Bit Registers	32	R/W	X3D0-X3D3	X3D0-X3D3	



# **REGISTER SUMMARY - INDEXED REGISTERS (VGA)**

Register	<u>Register Name</u>	<u>Bits</u>	Register Type	Access (VGA)	Access (EGA)	I/O Port
SRX	SequencerIndex	3	VGA/EGA	R/W	R/W	<u>3C4</u>
SR0	Reset	2	VGA/EGA	R/W	R/W	3C5
SR1	Clocking Mode	6	VGA/EGA	R/W	R/W	3C5
SR2	Plane Mask	4	VGA/EGA	R/W	R/W	3C5
SR3	Character Map Select	6	VGA/EGA	R/W	R/W	3C5
SR4	Memory Mode	3	VGA/EGA	R/W	R/W	3C5
SR7	Reset Horizontal Character Counter	0	VGA	W	n/a	3C5
CRX	CRTC Index	6	VGA/EGA	R/W	R/W	3B4 Mono, 3D4 Color
CR0	Horizontal Total	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR1	Horizontal Display End	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR2	Horizontal Blanking Start	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR3	Horizontal Blanking End	5+2+1	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR4	Horizontal Retrace Start	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR5	Horizontal Retrace End	5+2+1	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR6	Vertical Total	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR7	Overflow	5	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR8	Preset Row Scan	5+2	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR9	Character Cell Height	5+3	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRA	Cursor Start	5+1	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRB	Cursor End	5+2	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRC	Start Address High	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRD	Start Address Low	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRE	Cursor Location High	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRF	Cursor Location Low	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
LPENH	Light Pen High	8	VGA/EGA	R	R	3B5 Mono, 3D5 Color
LPENL	Light Pen Low	8	VGA/EGA	R	R	3B5 Mono, 3D5 Color
CR10	Vertical Retrace Start	8	VGA/EGA	R/W	W	3B5 Mono, 3D5 Color
CR11	Vertical Retrace End	4+4	VGA/EGA	R/W	W	3B5 Mono, 3D5 Color
CR12	Vertical Display End	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR13	Offset	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR14	Underline Row Scan	5+2	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR15	Vertical Blanking Start	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR16	Vertical Blanking End	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR17	CRT Mode Control	7	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR18	Line Compare	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR22	Graphics Controller Data Latches	8	VGA	R	n/a	3B5 Mono, 3D5 Color
CR24	Attribute Controller Index/Data Latch	1	VGA	R	n/a	3B5 Mono, 3D5 Color
GRX	Graphics Controller Index	4	VGA/EGA	R/W	R/W	3CE
GR0	Set/Reset	4	VGA/EGA	R/W	R/W	3CF
GR1	Enable Set/Reset	4	VGA/EGA	R/W	R/W	3CF
GR2	Color Compare	4	VGA/EGA	R/W	R/W	3CF
GR3	Data Rotate	5	VGA/EGA	R/W	R/W	3CF
GR4	Read Map Select	2	VGA/EGA	R/W	R/W	3CF
GR5	Mode	6	VGA/EGA	R/W	R/W	3CF
GR6	Miscellaneous	4	VGA/EGA	R/W	R/W	3CF
GR7	Color Don't Care	4	VGA/EGA	R/W	R/W	3CF
GR8	Bit Mask	8	VGA/EGA	R/W	R/W	3CF
ARX	Attribute Controller Index	6	VGA/EGA	R/W	R/W	3C0 (3C1)
AR0-F	Internal Palette Regs 0-15	6	VGA/EGA	R/W	R/W	3C0 (3C1)
AR10	Mode Control	7	VGA/EGA	R/W	R/W	3C0 (3C1)
AR11	Overscan Color	6	VGA/EGA	R/W	R/W	3C0 (3C1)
AR12	Color Plane Enable	6	VGA/EGA	R/W	R/W	3C0 (3C1)
AR13	Horizontal Pixel Panning	4	VGA/EGA	R/W	R/W	3C0 (3C1)
AR14	Color Select	4	VGA	R/W	n/a	3C0 (3C1)
AR14	Color Select	4	VGA	R/W	n/a	3C0 (3C1)



# EXTENSION REGISTER SUMMARY: 00-2F

EXTI	ENSION REGISTER SUMMAR	Y: (	00-2F				Chips'	VGA Pi	roduct ]	Family	
Reg	Register Name	Rite	Access	Port	Reset		<u>64200</u>				6554x
XRX	Extension Index	7	R/W	3B6/3D6	- x x x x x x x x	<u>+30</u> ✓	√	<u>04300</u> ✓	<u>05510</u> ✓	<u>05555</u> ✓	<u>0554⊼</u> ✓
	Chip Version	8	R/O	3B7/3D7	1011rrr	1	1	1	1	1	1
	Configuration 1 (Config Bits 0-7)		R/O	3B7/3D7	d d d d d d d d	1	1	1	1	<i>√</i>	1
	CPU Interface Control 1	5	R/W	3B7/3D7	x 0 0 0 0	1	1	1	1	1	1
	CPU Interface Control 2 (Master Ctrl)	2	R/W	3B7/3D7	0 x	•	1	1	·	•	<i>✓</i>
	Memory Control 1	6	R/W	3B7/3D7	-00-0000	~	$\checkmark$	~	$\checkmark$	1	1
	Memory Control 2	1	R/W	3B7/3D7	0	•	•	1	•.	1	1
	Palette Control	5	R/W	3B7/3D7	0 0 0 0 0	•	•	1	$\checkmark$	1	1
	-reserved- (I/OBase)			3B7/3D7		•	•	•	•		1
	Linear Base Low (LinearBase	, 5	R/W	3B7/3D7	x x x x x	•	•	1	•		1
	Linear Base High	8	R/W	3B7/3D7	x x x x x x x x x x	•	•	1			
	XRAM Mode	6	R/W	3B7/3D7	x x x x x x x	•	•	1			
	CPU Paging	4	R/W	3B7/3D7	0 - 0 0 0	1	1	1	1	1	1
	Start Address Top	6	R/W	3B7/3D7	-0-00000	~	$\checkmark$	1	1	1	1
XR0D	Auxiliary Offset	4	R/W	3B7/3D7	0 0 0 0	1	1	1	1	1	1
XR0E	Text Mode Control	3	R/W	3B7/3D7	0 0 - 0	1	1	1	✓	1	1
XR0F	Software Flags 0	8	R/W	3B7/3D7	x x x x x x x x x x			1	✓	1	✓
<b>XR10</b>	Single/Low Map	8	R/W	3B7/3D7	x	1	1	1	1	1	1
	High Map	8	R/W	3B7/3D7	X X X X X X X X X X	1	~	1	· /	1	1
	-reserved-			3B7/3D7		•	•	•	-	•	•
	-reserved-			3B7/3D7		•	•	•	•	•	•
	Emulation Mode	2	R/W	3B7/3D7	0 x 0 x x x x x x				✓		
	Write Protect	8	R/W	3B7/3D7 3B7/3D7	000000000	v ./	v ✓	v ✓	✓ ✓	v ✓	<i>v</i>
	Vertical Overflow	5	R/W	3B7/3D7 3B7/3D7	- 0 - 0 - 000	v	v	v ✓	v	v √	
	Horizontal Overflow	8	R/W	3B7/3D7 3B7/3D7	$00 \times 000000000000000000000000000000000$	•	•	✓ ✓	•	✓ ✓	1
		o 	R/W	3B7/3D7 3B7/3D7				v	✓	✓ ✓	<i>v</i>
	-reserved- (Alternate H Disp End) Halfline Compare (Alt H Sync Start)	8	R/W	3B7/3D7 3B7/3D7	X X X X X X X X X	✓ ✓	v √		✓ ✓	v ✓	<i>v</i>
	-reserved- (Alternate H Sync End)	o 	R/W	3B7/3D7 3B7/3D7	X X X X X X X X X X	<i>v</i>	✓ ✓	v	<i>v</i>	✓ ✓	· · .
			R/W	3B7/3D7 3B7/3D7	X X X X X X X X X			•	✓ ✓		
			R/W		X X X X X X X X X		1		<i>v</i>	1	
	Alternate H Blank Start(H Panel Size)			3B7/3D7	XXXXXXXXX			V			
	-reserved- (Alternate H Blank End) -reserved- (Alternate Offset)		R/W R/W	3B7/3D7 3B7/3D7	0 x x x x x x x x		1	·	5	√ √	
	55 /				XXXXXXXX	1	1	·	•	v ./	
AKIF	-reserved- (Virtual EGA Switch)		R/W	3B7/3D7	0 x x x x	~	1	•	~	~	1
XR20	-reserved-			3B7/3D7							
XR21	-reserved-			3B7/3D7							
	-reserved-			3B7/3D7							
XR23	-reserved-			3B7/3D7							
XR24	-reserved- (Alt Max Scan)			3B7/3D7					1	1	1
XR25	-reserved- (FP AltTxtHVirtPanelSiz)			3B7/3D7						1	1
XR26	-reserved- (Alt HsyncStartOffset)			3B7/3D7						1	✓
XR27	-reserved-			3B7/3D7							
XR28	Video Interface	8	R/W	3B7/3D7	$\bullet 0 0 0 \bullet 0 0 0 0$	1	1	1	✓	1	✓
XR29	-reserved- (Half Line Compare)			3B7/3D7							1
XR2A	-reserved-			3B7/3D7							
XR2B	Software Flags 1 (Default Video)	8	R/W	3B7/3D7	000000000	1	1	1	✓	1	1
	-reserved- (FLM Delay)			3B7/3D7					1	1	1
	-reserved- (LP Delay)			3B7/3D7					1	1	1
	-reserved- (LP Delay)			3B7/3D7						1	1
XR2F	-reserved- (LP Width)			3B7/3D7					1	1	1
<b>D</b> (0)											

x = Not changed by reset (indeterminate on power-up) **Reset Codes:** d = Set from configuration pin on trailing edge of reset 0/1 = Reset to 0/1 by trailing edge of reset

- = Not implemented (always reads 0)

• = Not implemented (read/write, reset to 0)

r = Chip revision # (starting from 0000)

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column Note: 450 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)



# EXTENSION REGISTER SUMMARY: 30-5F

EXTI	ENSION REGISTER SUMMAR				Chips'	VGA P	roduct ]	Family			
Reg	Register Name	Bits	Access	Port	Reset		64200				6554x
XR30	Clock Divide Control	4	R/W	3B7/3D7	x x x x					✓	✓
XR31	Clock M Divisor	7	R/W	3B7/3D7	- x x x x x x x x			1		1	1
XR32	Clock N Divisor	7	R/W	3B7/3D7	- x x x x x x x x			1		1	1
XR33	Clock Control	5	R/W	3B7/3D7	x 0 - 0 0 0	•		1		1	1
XR34	-reserved-			3B7/3D7							
XR35	-reserved-			3B7/3D7							
	-reserved-			3B7/3D7							
XR37	-reserved-			3B7/3D7							
XR38	-reserved-			3B7/3D7							
XR39	-reserved-			3B7/3D7							
	Color Key Data 0	8	R/W	3B7/3D7	x			1		1	1
	Color Key Data 1	8	R/W	3B7/3D7	XXXXXXXXX			1		1	1
	Color Key Data 2 (Serial/Row Cnt)		R/W	3B7/3D7	XXXXXXXXX			1		1	1
	Color Key Mask 0 (MuxMode)		R/W	3B7/3D7	XXXXXXXXX		1	1		1	1
	Color Key Mask 1	8	R/W	3B7/3D7	X X X X X X X X X	•	•	1	•	1	1
	Color Key Mask 2	8	R/W	3B7/3D7	X X X X X X X X X	•	•	1	•	1	1
	-					•	•	•	•	•	
XR40	BitBltConfiguration	2	R/W	3B7/3D7	X X	•	•	~	•	•	1
XR41	-reserved-			3B7/3D7		•	•	•	•	•	•
XR42	-reserved-			3B7/3D7		•	•	•	•	•	•
XR43	-reserved-			3B7/3D7		•	•	•	•	•	•
XR44	Software Flags 2	8	R/W	3B7/3D7	x x x x x x x x x x	•	•	~	$\checkmark$	1	1
XR45	-reserved- (S/W Flag 3)			3B7/3D7		•	•	•	•	$\checkmark$	$\checkmark$
	-reserved-			3B7/3D7			•		•	•	•
XR47	-reserved-			3B7/3D7		•			•	•	•
XR48	-reserved-			3B7/3D7							
XR49	-reserved-			3B7/3D7							
XR4A	-reserved-			3B7/3D7							
XR4B	-reserved-			3B7/3D7							
XR4C	-reserved-			3B7/3D7							
XR4D	-reserved-			3B7/3D7							
XR4E	-reserved-			3B7/3D7							
XR4F	-reserved- (Panel Format 2)			3B7/3D7		•				✓	$\checkmark$
XR50	-reserved- (Panel Format 1)			3B7/3D7					1	1	1
XR51	-reserved- (Display Type)			3B7/3D7		•		•	· •	1	1
	<b>Refresh Control</b> ( <i>DwpCtrl</i> )		R/W	3B7/3D7	0 0 0 0				1	1	1
XR53	-reserved- (Panel Format 3)			3B7/3D7					1	1	1
XR54	-reserved- (PanelIntfc)			3B7/3D7					1	1	1
XR55	-reserved- (H Comp)			3B7/3D7		•		•	1	1	1
XR56	-reserved- ( <i>HCentering</i> )			3B7/3D7		•	•	•	· •	1	1
XR57	-reserved- (V Comp)			3B7/3D7		•	•	•	1	1	1
XR58	-reserved- (V Centering)			3B7/3D7		•	•	•	· /	1	1
XR50 XR59	-reserved- (V Line Insertion)			3B7/3D7		•	•	•	· /	1	./
	-reserved- (V Line Replication)			3B7/3D7		•	•	•	• •	• •	
	-reserved- ( <i>V Line Replication</i> ) -reserved- ( <i>PowerSequencing</i> )			3B7/3D7 3B7/3D7		•	•	•	<i>,</i>	✓ ✓	<i>`</i>
	-reserved- (Activity Timer Ctrl)			3B7/3D7 3B7/3D7		•	•	•	•	✓ ✓	•
	-reserved- <i>(FP Diagnostic)</i>			3B7/3D7 3B7/3D7		•	•	•	•	✓ ✓	•
	-reserved- (ACDCLK Ctrl)			3B7/3D7 3B7/3D7		•	•	•		✓ ✓	✓ ✓
	-reserved- ( <i>PwrDn Mode Rfsh</i> )			3B7/3D7 3B7/3D7		•	•	•	•	<i>v</i>	<i>s</i>
лалг	(F WI DI WOUE KJSN)			ועניוענ		•	•	•	•	v	v

Reset Codes:	x = Not changed by reset (indeterminate on power-up)
	d = Set from configuration pin on trailing edge of reset
	0/1 = Reset to $0/1$ by trailing edge of reset

- = Not implemented (always reads 0)

• = Not implemented (read/write, reset to 0) r = Chip revision # (starting from 0000)

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column Note: 450 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)



# EXTENSION REGISTER SUMMARY: 60-7F

EXTE	EXTENSION REGISTER SUMMARY: 60-7F				<b>Chips' VGA Product Family</b>						
Reg	Register Name	<u>Bits</u>	Access	<u>Port</u>	Reset	<u>450</u>	64200	64300	<u>65510</u>	65535	<u>6554x</u>
XR60	Blink Rate Control	8	R/W	3B7/3D7	10000011			1	1	1	1
XR61	-reserved- (SmartMap <sup>TM</sup> Ctrl)			3B7/3D7					1	1	1
XR62	-reserved- (SmartMap <sup>TM</sup> Shift Parm)			3B7/3D7					1	1	1
XR63	-reserved-(SmartMap <sup>TM</sup> ColorMap Ctrl)	)		3B7/3D7					1	1	1
XR64	-reserved- (FP Alt V Total)			3B7/3D7					1	1	1
XR65	-reserved- (FP Alt Ovfl)			3B7/3D7					1	1	1
XR66	-reserved- (FP Alt VSync Start)			3B7/3D7				•	1	1	1
XR67	-reserved- (FP Alt VSync End)			3B7/3D7					1	1	1
XR68	-reserved- <i>(FP V Panel Size)</i>			3B7/3D7					1	1	✓
XR69	-reserved-			3B7/3D7							
XR6A	-reserved-			3B7/3D7							
XR6B	-reserved-			3B7/3D7							
XR6C	-reserved- (Prog Output Drive)			3B7/3D7					1	1	1
XR6D	-reserved-			3B7/3D7				•	•		
XR6E	-reserved- (Polynomial FRC Ctrl)			3B7/3D7					1	1	1
XR6F	-reserved- (Frame Buffer Ctrl)			3B7/3D7		•		•	•	1	1
XR70	-reserved- (Setup / Disable Control)	1	R/W	3B7/3D7	0	1	1	1	1	1	1
XR71	GPIO Control	8	R/W	3B7/3D7	000000000			1			
XR72	GPIOData (External Device I/O)	8	R/W	3B7/3D7	x x x x x x x x x x			1		1	1
XR73	Misc Control	8	R/W	3B7/3D7	0 0 0 0 0 x 0 x			1			1
XR74	Configuration 2 (Config Bits 8-1)	58	R/W	3B7/3D7	d d d d d d d d			1			
XR75	Software Flags 3	8	R/W	3B7/3D7	x x x x x x x x x x			✓	•		
XR76	-reserved-			3B7/3D7							
XR77	-reserved-			3B7/3D7				•	•		
XR78	-reserved-			3B7/3D7							
XR79	-reserved-			3B7/3D7							
XR7A	Test Index	8	R/W	3B7/3D7	000000000			•	•		
XR7B	CRC Control	8	R/W	3B7/3D7	0 0 x x x x x x x			•	•		
XR7C	CRC Data	8	R/O	3B7/3D7	x x x x x x x x x x			•	•		
XR7D	<b>Diagnostic</b> (FP Comp Diag)	8		3B7/3D7		•		✓	1		✓
XR7E	-reserved-(CGA/Hercules Color Select)		R/W	3B7/3D7	x x x x x x x	✓	1		1	1	1
XR7F	Diagnostic	8	R/O	3B7/3D7	0 0 x x x x 0 0	1	1	1	1	1	1

x = Not changed by reset (indeterminate on power-up) **Reset Codes:** d = Set from configuration pin on trailing edge of reset 0/1 = Reset to 0/1 by trailing edge of reset

- = Not implemented (always reads 0)

• = Not implemented (read/write, reset to 0)

r = Chip revision # (starting from 0000)

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column Note: 450 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)



# 32-BIT EXTENSION REGISTER SUMMARY

Reg	Group	Register Name	Bits	Access	Port	Reset
DR00	BitBlt	BitBlt Offset	16/32	R/W	83D0-3	xxxx xxxxxxxxxxxx xxxxxxxx
DR01	BitBlt	BitBlt Pattern ROP	16/32	R/W	87D0-3	
DR02	BitBlt	BitBlt BG Color	16/32	R/W	8BD0-3	XXXXXXX XXXXXXXX XXXXXXX XXXXXXX
DR03	BitBlt	BitBlt FG Color	16/32	R/W	8FD0-3	XXXXXXX XXXXXXXX XXXXXXX XXXXXXX
DR04	BitBlt	BitBlt Control	16/32	R/W	93D0-3	axxx xxxxxx xxxxx xxxxx
DR05	BitBlt	BitBlt Source	16/32	R/W	97D0-3	x x x x x x x x x x x x x
DR06	BitBlt	BitBlt Destination	16/32	R/W	9BD0-3	
DR07	BitBlt	BitBlt Command	16/32	R/W	9FD0-3	xxxx xxxxxxxx
DR08	Cursor	Cursor R/W Index	16/32	R/W	A3D0-3	
DR09	Cursor	Cursor Color	16/32	R/W	A7D0-3	XXXXXXX XXXXXXXX XXXXXXX XXXXXXX
DR0A		-reserved-			ABD0-3	
DR0B	Cursor	Cursor Position	16/32	R/W	AFD0-3	x x x x x x x x x x x x x x x x
DR0C	Cursor	Cursor Base Address	16/32	R/W	B3D0-3	
DR0D		-reserved-			B7D0-3	
DR0E		-reserved-			BBD0-3	
DR0F		-reserved-			BFD0-3	

Reset Codes: x = Not changed by RESET (indeterminate on power-up) d = Set from configuration pin on falling edge of RESET 0/1 = Reset to 0/1 by falling edge of RESET - = Not implemented (always reads 0)

r = Chip revision # (starting from 0000)

**Note:** Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column **Note:** 450–453 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)

<sup>• =</sup> Not implemented (read/write, reset to 0)





#### GLOBAL CONTROL (SETUP) REGISTERS

®

The Setup Control Register and Video Subsystem Enable registers are used to enable or disable the VGA. The Setup Control register is also used to place the VGA in normal or setup mode (the Global Enable Register and Motherboard Disable Register are accessible only during Setup mode). The Setup Control register is used in all bus interfaces. The various internal 'disable' bits provide multiple ways of disabling the chip. When the chip is 'disabled' via 10xh registers, only bus access is disabled; other functions remain operational (memory refresh, display refresh, etc).

To avoid bus conflicts with other peripherals, reads should only be performed at the 10xh port addresses while in setup mode. To eliminate potential compatibility problems in widely varying PC systems, the 64310 decodes the Global Enable and Motherboard Disable registers at I/O ports 102h and 106h only.

#### PCI CONFIGURATION REGISTERS

For PCI bus configuration in the 64310, ten 16-bit registers are implemented to allow identification of the chip, examination of various internal states, configuration of memory and I/O base addresses, and control of settings for various modes of operation.

The PCI Configuration registers are located in the PCI Configuration space. These registers may be accessed by configuration space reads and writes only. PCI configuration space may be I/O or memory mapped depending on the system design.

#### GENERAL CONTROL REGISTERS

Two Input Status Registers read the SENSE pin (or Virtual Switch Register or internal comparator output), pending CRT interrupt, display enable / horizontal sync output, and vertical retrace / video output. The Feature Control Register selects the vertical sync function while the Miscellaneous Output Register controls I/O address select, clock selection, access to video memory, memory page, and horizontal and vertical sync polarity.

#### SEQUENCER REGISTERS

The Sequencer Index Register contains a 3-bit index to the Sequencer Data Registers. The Reset Register forces an asynchronous or synchronous reset of the sequencer. The Sequencer Clocking Mode Register clocking functions, video controls master enable/disable and selects either an 8 or 9 dot character clock. A Plane/Map Mask Register enables the color plane and write protect. The Character Font Select Register handles video intensity and character generation and controls the display memory plane through the character generator select. The Sequencer Memory Mode Register handles all memory, giving access by the CPU to 4 / 16 / 32KBytes, Odd / Even addresses (planes) and writing of data to display memory.

#### CRT CONTROLLER REGISTERS

The CRT Controller Index Register contains a 6-bit index to the CRT Controller Registers. Twenty eight registers perform all display functions for modes: horizontal and vertical blanking and sync, panning and scrolling, cursor size and location, light pen, and underline.

#### **GRAPHICS CONTROLLER REGISTERS**

The Graphics Controller Index Register contains a 4bit index to the Graphics Controller Registers. The Set/Reset Register controls the format of the CPU data to display memory. It also works with the Enable Set/Reset Register. Reducing 32 bits of display data to 8 bits of CPU data is accomplished by the Color Compare Register. Data Rotate Registers specify the CPU data bits to be rotated and subjected to logical operations. The Read Map Select Register reduces memory data for the CPU in the four plane (16 color) graphics mode. The Graphics Mode Register controls the write, read, and shift register modes. The Miscellaneous Register handles graphics/text, chaining of odd/even planes, and display memory mapping. Additional registers include Color Don't Care and Bit Mask.



#### ATTRIBUTE CONTROLLER AND COLOR PALETTE REGISTERS

The Attribute Controller Index Register contains a 5bit index to the Attribute Controller Registers. A 6th bit is used to enable the video. The Attribute Controller Registers handle internal color lookup table mapping, text/graphics mode, overscan color, and color plane enable. The horizontal Pixel Panning and Pixel Padding Registers control pixel attributes on screen.

Color palette registers handle CPU reads and writes to I/O address range x3C6h-x3C9h. Inmos IMSG176 (Brooktree BT471/476) compatible registers are documented in this manual.

#### **EXTENSION REGISTERS**

The 64310 defines a set of extension registers which are addressed with the 7-bit Extension Register Index. The I/O port address is fixed at 3D6-3D7h and read/write access is always enabled to improve software performance.

The extension registers handle a variety of interfacing, compatibility, and display functions as discussed below. They are grouped into the following logical groups for discussion purposes:

- 1. <u>Miscellaneous</u> Registers include the Version number, Dip Switch, CPU interface, paging control, memory mode control, and diagnostic functions.
- 2. <u>General Purpose</u> Registers handle video blanking and the video default color.
- 3. <u>Memory Control</u> Registers control the type, amount, and configuration of the memory subsystem.
- 4. <u>VideoOverlay</u> Registers control the color keying and overlay of live video information on the graphics background.
- 5. <u>Clock</u> Registers set the frequencies for both the pixel and memory clocks.

The 64310 also has a group of 32-bit doubleword extension registers (DRXX) which may be mapped in both memory and I/O space. These registers are located at x3D0-x3D3h in I/O space. They are located in the upper 2MB of the 4MB allocated linear memory frame buffer. These registers are used for control of the high-performance BitBlt and Hardware Cursor subsystems.

The PCI <u>memory</u> base register specifies a 4MB memory address space; display memory is mapped into the lower two megabytes and the 32-bit registers are mapped into the upper two megabytes.

**Note:** The state of most of the Standard VGA Registers is undefined at reset. All registers specific to the 64310 (Extension Registers) are summarized in the Extension Register Table.




Register Mnemonic	Register Name	Offset	Access	Reset State	Page
VENID	Vendor ID	00h	R	0001 0000 0010 1100	47
DEVID	DeviceID	02h	R	0000 0000 1011 1000	47
DEVCTL	DeviceControl	04h	R/W	0000 0000 1000 0000	48
DEVSTAT	DeviceStatus	06h	R/C	0000 0010 1000 0000	48
REV	Revision (same as XR01[2-0])	08h	R	0000 0000	49
PRG	ProgrammingInterface	09h	R	0000 0000	49
SUB	Sub Class Code	0Ah	R	0000 0000	49
BASE	Base Class Code	0Bh	R	0000 0011	49
MBASE	Memory Base Address	10h	R/W	xxxx xxxx xx00 0000 0000 0000 0000 000	50
RBASE	Expansion ROM Base Address	30h	R/W	0000 0000 0000 0000 0000 0000 0000 0000	50

# **PCI Configuration Registers**

Note: 'Access' codes are R=Read, W=Write, and C=Clear (writing a 1 to a bit clears that bit)

# **VENDOR ID REGISTER (VENID)**

Read/Only at PCI Configuration Offset 00h Byte or Word Accessible Accessable in PCI Bus Configuration Only




# 15–0 Vendor ID

Read-Only. Always returns 102Ch (4140d) (Chips and Technologies, Inc.)

# **DEVICE ID REGISTER (DEVID)**

Read/Only at PCI Configuration Offset 02h Byte or Word Accessible Accessable in PCI Bus Configuration Only



# 15–0 Device ID


00B8h(Read-Only)

Note: Bits 7-3 of this register are the same as XR01 (CHIPS Version Register). The revision code from XR01[2-0] is accessable in the Revision Register (offset 08h).



# DEVICE CONTROL REGISTER (DEVCTL)

Read/Write at PCI Configuration Offset 04h Byte or Word Accessible Accessable in PCI Bus Configuration Only



#### 0 I/O Access Enable

When set, the chip will respond to I/O cycles.

#### 1 Memory Access Enable

When set, the chip will respond to memory cycles for addresses within the range specified by the MBASE register.

- 2 Bus Master (Always Reads 0)
- 3 Special Cycles (Always Reads 0)

#### 4 Mem Write & Invalidate (Always Reads 0)

5 Palette Snoop Enable

When set, the chip will not respond to VGA Palette Write Accesses (although it will execute them internally). The 64310 will always respond to Palette Read Accesses.

#### 6 PERR# Enable

Set to enable PERR# response for detected data parity errors.

- 7 Wait Cycle Control (Always Reads 1)
- 8 SERR# Enable


Set to enable SERR# response for detected address / command parity errors. The chip will also generate a Target Abort.

#### 9 FastBack-to-BackEnable(AlwaysReads0)

#### 15-10 Undefined/Reserved (0)

# DEVICE STATUS REGISTER (DEVSTAT)

*Read/Only at PCI Configuration Offset 06h Byte or Word Accessible Accessable in PCI Bus Configuration Only* 



- 6–0 Undefined/Reserved (0)
- 7 Fast Back-to-Back Capable (1)
- 8 Data Parity Error Detect (0) Implemented by bus masters only.

#### 10–9 DEVSEL# Timing

Always responds '01' (Medium)

#### 11 Target Abort Signaled

Set whenever a Target Abort is generated on the bus. This can happen under the following conditions:

Command/Address cycle parity error
 Invalid byte enables received
 VGA core unable to complete a cycle

#### 12 Received Target Abort (0)

Implemented by bus masters only.

13 Master Abort (0)

Implemented by bus masters only.

14 System Error Signaled

Set whenever SERR# is asserted.


#### **15** Parity Error Detected

Set when a parity error is detected even if PERR# response disabled (DEVCTL bit-6)



# **REVISION REGISTER (REV)**

Read/Only at PCI Configuration Offset 08h Byte Accessible Accessable in PCI Bus Configuration Only



#### 2-0 Chip Revision Code


These bits match XR01 bits 2-0. Revision codes start at 0 and are incremented for each silicon revision.

#### 7-3 Reserved (0)

These bits are defined by the PCI 2.0 specification as additional revision code bits. They always read zero.

#### PROGRAMMINGINTERFACEREGISTERPRG)

Read/Only at PCI Configuration Offset 09h Byte Accessible Accessable in PCI Bus Configuration Only




# 7-0 Programming Interface Code

This register always returns a value of 00h (no special register-level device-independent interface definition is defined).

# SUB CLASS CODE REGISTER (SUB)

Read/Only at PCI Configuration Offset 0Ah Byte Accessible Accessable in PCI Bus Configuration Only




#### 7-0 Sub-Class Code

This register always returns a value of 00h to indicate "VGA Compatible Controller".

# BASE CLASS CODE REGISTER (BASE)

Read/Only at PCI Configuration Offset 0Bh Byte Accessible Accessable in PCI Bus Configuration Only




7-0 Base Class Code

This register always returns a value of 03h to indicate base class "Display Controller".



## MEMORY BASE REGISTER (MBASE)

Read/Write at PCI Configuration Offset 10h Byte, Word, or DoubleWord Accessible Accessable in PCI Bus Configuration Only



#### 0 Memory/IO Space (0)

Always returns 0 to indicate memory space.

#### **2-1** Memory Type (00)

Always return 0 to indicate 32-bit address.

#### **3** Prefetchable Memory (0)

Always return 0 to prevent prefetching.

#### 21-4 Address Mask (0)

Always returns 0 to indicate a 4MB range.

#### **31-22 Memory Base Address**


R/W in bits 22 and above to indicate a 4MB address range (video memory is always the lower 2MB in the range and the 32-bit DRxx registers are mapped into the upper 2MB). The actual value programmed in this field determines the start of the range in the 32-bit memory address space. For example:

	Value	
	Programmed	Memory Address Range
0:	000000000b	IllegalSetting
4MB:	000000001b	00400000h - 007FFFFFh
8MB:	0000000010b	00800000h - 00BFFFFh

Note: XR08 provides the same function for the VL-Bus. XR08 is ignored in PCI bus mode.

#### EXPANSION ROM BASE REGISTER (RBASE)

*Read/Write at PCI Configuration Offset 30h Byte, Word, or DoubleWord Accessible Accessable in PCI Bus Configuration Only* 



#### 0 ROM Address Decode Enable Bit

When set, ROM address decoding is enabled using DEVCTL(1) and RBASE (31-18). Bit 0 in the register is used to control whether or not the device accepts accesses to its expansion ROM. When this bit is reset, the device's Expansion ROM address space is disabled. When the bit is set, address decoding is enabled using the parameters in the other part of the base register.

#### 17-1 Reserved (0)

Always return 0 to indicate a 256K bit ROM address range.

#### 31-18 Expansion ROM Address

The actual value programmed in this field determines the start of the range in the 32-bit ROM address space. For example:


	Value	
	Programmed	<b>ROM Address Range</b>
0:	0000h	IllegalSetting
256K:	0001h	00040000h - 0007FFFFh
512K:	0002h	00080000h - 000BFFFFh
768K:	0003h	000C0000h - 000FFFFh



# Global Control (Setup) Registers

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
SETUP	Setup Control	_	W	46E8h	_	51
ENAB	GlobalEnable	_	R/W	102h (Setup mode only)	_	51
SDIS	MotherboardDisable	_	R/W	106h (Setup mode only)	_	52

#### **SETUP CONTROL REGISTER (SETUP)** Write only at I/O Address 46E8h



This register is accesible in VL-Bus only.

#### 2-0 Reserved

These bits are ignored and always read back 0. (BIOS may write non-zero values to these bits because they are implemented on 8514/a compatible display adapters to select which page of the ROM is mapped by the display adapter).

# 3 VGA Enable


- 0 VGA is disabled (Default)
- 1 VGA is enabled

#### 4 Setup Mode

- 0 VGA is in Normal Mode (Default)
- 1 VGA is in Setup Mode

#### 7-5 Reserved (0)

#### **GLOBAL ENABLE REGISTER (ENAB)** *Read/Write at I/O Address 102h*




This register is only accessible in Setup Mode (enabled by register 46E8h). See also Motherboard Disable Register 106h if XR01[2]=1.

- 0 VGA Sleep
  - 0 VGA is disabled (Default)
  - 1 VGA is enabled
- 7-1 Reserved (0)



#### MOTHERBOARD DISABLE REGISTER (SDIS)

Read/Write at I/O Address 106h



This register is only accessible in Setup Mode (enabled by register 46E8h) when XR01[2]=1.

#### 0 VGA Sleep (See Bit 1)

- 0 VGA is disabled (Default)
- 1 VGA is enabled

#### **1** Sleep Control

- 0 102[0] Controls VGA Sleep (Default)
- 1 106[0] Controls VGA Sleep

#### **7-2** Reserved (0)

A VL-Bus system BIOS which wishes to disable the 64310 (so that a secondary VGA may boot) can do so by setting the VGA sleep bit to 0 and the sleep control bit to 1.



**LUILS** 


2



# **General Control & Status Registers**

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
ST00	Input Status 0	_	R	3C2h	_	54
ST01	Input Status 1	_	R	3BAh/3DAh	_	54
FCR	Feature Control	_	W	3BAh/3DAh	5	55
			R	3CAh		
MSR	MiscellaneousOutput	_	W	3C2h	5	55
	1		R	3CCh		

#### **INPUT STATUS REGISTER 0 (ST00)** *Read only at I/O Address at 3C2h*



# 3-0 Reserved (0)

#### 4 Sense


This bit returns the Status of the internal SENSE comparator or the output of an external comparator input on GPIO5 if enabled by XR06[0] and XR71[5].

#### **6-5** Reserved (0)

# 7 CRT Interrupt Pending

- 0 Indicates no CRT interrupt is pending
- 1 Indicates a CRT interrupt is waiting to be serviced

#### **INPUT STATUS REGISTER 1 (ST01)** Read only at I/O Address 3BAh/3DAh



# 0 Display Enable Output

This bit reflects the state of the vertical retrace AND horizontal retrace.

- 0 Indicates Display Enable inactive
- 1 Indicates Display Enable active

# 2-1 Reserved (0)

# 3 Vertical Retrace

The functionality of this bit is controlled by the Emulation Mode register (XR14[5]).

- 0 Indicates VSYNC inactive
- 1 Indicates VSYNC active

# 5-4 Video Feedback 1, 0


These are diagnostic video bits which are selected via the Color Plane Enable Register.

# 7-6 Reserved (0)



# FEATURE CONTROL REGISTER (FCR)

Write at I/O Address 3BAh/3DAh Read at I/O Address 3CAh Group 5 Protection



#### 1-0 FeatureControl

These bits are read/write only and perform no function in the 64310. In the IBM VGA they control two external pins.

#### 2 Reserved (0)

#### 3 Vsync Control

This bit is cleared by RESET.

- 0 VSync output on the VSYNC pin
- 1 Logical 'OR' of VSync and Vertical Display Enable output on the VSYNC pin


This capability is not typically very useful, but is provided for IBM compatibility.

#### 7-4 Reserved (0)

<b>CRT Display Sync Polarities</b>					
V	Η	Display	HFreq	VFreq	
P	P	>480 Line	Variable	Variable	
Р	Р	200 Line	15.7 KHz	60 Hz	
Ν	Р	350 Line	21.8 KHz	60 Hz	
Р	Ν	400 Line	31.5 KHz	70 Hz	
Ν	Ν	480 Line	31.5 KHz	60 Hz	

## MISCELLANEOUSOUTPUTREGISTER(MSR)

Write at I/O Address 3C2h Read at I/O Address 3CCh Group 5 Protection



This register is cleared by RESET.

- 0 I/O Address Select. This bit selects 3Bxh or 3Dxh as the I/O address for the CRT Controller registers, the Feature Control Register (FCR), and Input Status Register 1 (ST01).
  - 0 Select 3Bxh I/O address
  - 1 Select 3Dxh I/O address

#### 1 RAM Enable

- 0 Prevent CPU access to display memory
- 1 Allow CPU access to display memory
- **3-2** Clock Select. These bits usually select the dot clock source for the CRT interface:

MSR3:2 = 00 = Select CLK0MSR3:2 = 01 = Select CLK1MSR3:2 = 10 = Select CLK2MSR3:2 = 11 = Select CLK3

See extension register XR01[4] (Internal/External Clock) and Internal Clock Functional Description for variations of the above clock selection mapping.

#### 4 Reserved (0)

- 5 Page Select. In Odd/Even Memory Map Mode 1 (GR6), this bit selects the upper or lower 64 KByte page in display memory for CPU access: 0=select upper page; 1=select lower page.
- 6 CRT Hsync Polarity. 0=pos, 1=neg 7 CRT Vsync Polarity 0=pos 1=peg
  - **CRT Vsync Polarity**. 0=pos, 1=neg (Blank pin polarity can be controlled via the Video Interface Register, XR28).






# **Sequencer Registers**

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
SRX	Sequencer Index	_	R/W	3C4h	1	57
SR00	Reset	00h	R/W	3C5h	1	57
SR01	Clocking Mode	01h	R/W	3C5h	1	58
SR02	Plane/MapMask	02h	R/W	3C5h	1	58
SR03	CharacterFont	03h	R/W	3C5h	1	59
SR04	MemoryMode	04h	R/W	3C5h	1	60
SR07	Horizontal Character Counter Reset	07h	W	3C5h	_	60

# SEQUENCER INDEX REGISTER (SRX)

Read/Write at I/O Address 3C4h



This register is cleared by reset.


#### 2-0 Sequencer Index

These bits contain a 3-bit Sequencer Index value used to access sequencer data registers at indices 0 through 7.

#### 7-3 Reserved (0)

# SEQUENCER RESET REGISTER (SR00)

Read/Write at I/O Address 3C5h Index 00h Group 1 Protection



#### 0 Asynchronous Reset

- 0 Force asynchronous reset
- 1 Normal operation

Display memory data will be corrupted if this bit is set to zero.

# 1 Synchronous Reset

- 0 Force synchronous reset
- 1 Normal operation

Display memory data is not corrupted if this bit is set to zero for a short period of time (a few tens of microseconds).


**7-2** Reserved (0)



#### **SEQUENCER CLOCKING MODE REGISTER (SR01)**

Read/Write at I/O Address 3C5h Index 01h Group 1 Protection

## D7 D6 D5 D4 D3 D2 D1 D0



#### 0 8/9 Dot Clocks

This bit determines whether a character clock is 8 or 9 dot clocks long.

- 0 Select9dots/characterclock
- 1 Select 8 dots/character clock

#### 1 Reserved (0)

#### 2 Shift Load

- 0 Load video data shift registers every characterclock
- 1 Load video data shift registers every other character clock

SR01[4] must be 0 for this bit to be effective.

#### 3 Input Clock Divide

- 0 Sequencer master clock output on the PCLK pin (used for 640 (720) pixel modes)
- 1 Master clock divided by 2 output on the PCLK pin (used for 320 (360) pixel modes)

## 4 Shift 4


- 0 Load video shift registers every 1 or 2 character clocks (see SR01[2])
- 1 Load shift registers every 4th character clock.

## 5 Screen Off

- 0 NormalOperation
- 1 Disable video output and assign all display memory bandwidth for CPU accesses
- **7-6** Reserved (0)

#### SEQUENCER PLANE/MAP MASK REGISTER (SR02)

Read/Write at I/O Address 3C5h Index 02h Group 1 Protection



# **3-0** Color Plane Enable 3:0

- 0 Write protect corresponding color plane
- 1 Allow write to corresponding color plane


In Odd/Even and Quad modes, these bits still control access to the corresponding color plane [3:0].

# **7-4** Reserved (0)



#### CHARACTER FONT SELECT REGISTER (SR03)

Read/Write at I/O Address 3C5h Index 03h Group 1 Protection



In text modes, bit-3 of the video data's attribute byte normally controls the foreground intensity. This bit may be redefined to control switching between character sets. This latter function is enabled whenever there is a difference in the values of the Character Font Select A and the Character Font Select B bits. If the two values are the same, the character select function is disabled and attribute bit-3 controls the foreground intensity.

SR04[1] must be 1 for the character font select function to be active. Otherwise, only character fonts 0 and 4 are available.

- 1-0 High order bits of Character Generator Select B
- **3-2** High order bits of Character Generator SelectA
- 4 Low order bit of Character Generator SelectB
- 5 Low order bit of Character Generator SelectA
- **7-6** Reserved (0)

The following table shows the display memory plane selected by the Character Generator Select A and B bits.

Code	Character Generator Table Location

- 0 First 8K of Plane 2 1 Second 8K of Plane 2
- 2 Third 8K of Plane 2
- 3 Fourth 8K of Plane 2
- 4 Fifth 8K of Plane 2
- 5 Sixth 8K of Plane 2
- 6 Seventh 8K of Plane 2
- 7 Eighth 8K of Plane 2

where 'code' is:


Character Generator Select A (bits 3, 2, 5) when bit-3 of the the attribute byte is one.

Character Generator Select B (bits 1, 0, 4) when bit-3 of the attribute byte is zero.



#### **SEQUENCER MEMORY MODE REGISTER (SR04)**

Read/Write at I/O Address 3C5h Index 04h Group 1 Protection



0 Reserved (0)

#### 1 Extended Memory

- 0 Restrict CPU access to 4/16/32 KBytes
- 1 Allow complete access to memory

This bit should normally be 1.

#### 2 Odd/Even Mode

- 0 CPU accesses to Odd/Even addresses are directed to corresponding odd/even planes
- 1 All planes are accessed simultaneously (IRGB color)

SR04[3] must be 0 for this bit to be effective. This bit affects only CPU write accesses to display memory.

#### 3 Quad Four Mode


- 0 CPU addresses are mapped to display memory as defined by SR04[2]
- 1 CPU addresses are mapped to display memory modulo 4. The two low order CPU address bits select the display memory plane.

This bit affects both CPU reads and writes to display memory.

#### 7-4 Reserved (0)

# SEQUENCERHORIZONTALCHARACTER

**COUNTER RESET (SR07)** *Read/Write at I/O Address 3C5h Index 07h* 



Writing to SR07 with any data will cause the horizontal character counter to be held reset (character counter output = 0) until a write to any other sequencer register with any data value. The write to any index in the range 0-6 clears the latch that is holding the reset condition on the character counter.

The vertical line counter is clocked by a signal derived from horizontal display enable (which does not occur if the horizontal counter is held reset). Therefore, if the write to SR07 occurs during vertical retrace, the horizontal counter will be set to zero and the vertical counter will not advance. A write to any other sequencer register may then be used to start both counters with reasonable synchronization to an external event via software control.

This is a standard VGA register which was not documented by IBM.



Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
CRX	CRTC Index	_	R/W	3B4h/3D4h	_	62
CR00 CR01 CR02 CR03 CR04 CR05 CR06 CR07	HorizontalTotal Horizontal Display Enable End Horizontal Blank Start Horizontal Blank End Horizontal Sync Start Horizontal Sync End VerticalTotal Overflow	00h 01h 02h 03h 04h 05h 06h 07h	R/W R/W R/W R/W R/W R/W R/W	3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h	0 0 0 0 0 0 0 0/3	62 63 63 64 64 65 65
CR08 CR09 CR0A CR0B	Preset Row Scan Maximum Scan Line Cursor Start Scan Line Cursor End Scan Line	08h 09h 0Ah 0Bh	R/W R/W R/W R/W	3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h	3 2/4 2 2	66 66 67 67
CR0C CR0D CR0E CR0F	Start Address High Start Address Low Cursor Location High Cursor Location Low	OCh ODh OEh OFh	R/W R/W R/W R/W	3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h	_ _ _	68 68 68 68
CR10 CR11 CR10 CR11 CR12 CR13 CR14 CR15 CR16 CR17 CR18	Vertical Sync Start (See Note 1) Vertical Sync End (See Note 1) Lightpen High (See Note 1) Lightpen Low (See Note 1) Vertical Display Enable End Offset Underline Row Vertical Blank Start Vertical Blank End CRT Mode Control Line Compare	10h 11h 10h 11h 12h 13h 14h 15h 16h 17h 18h	W or R/W W or R/W R R/W R/W R/W R/W R/W R/W R/W R/W	3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h 3B5h/3D5h	4 3/4 - 4 3 3 4 4 3/4 3	69 69 69 70 70 71 72 72 73 74
CR22 CR24	Memory Data Latches Attribute Controller Toggle	22h 24h	R R	3B5h/3D5h 3B5h/3D5h	_ _	75 75


# **CRT Controller Registers**

Note 1: In the VGA, the light pen registers (CR10 and CR11) are at index locations conflicting with the vertical sync registers. This would normally prevent reads and writes from occurring at the same index. Since the light pen registers are not normally useful, the VGA provides software control (CR03 bit-7) of whether the vertical sync or light pen registers are readable at indices 10-11.



# CRTC INDEX REGISTER (CRX)


Read/Write at I/O Address 3B4h/3D4h



- **5-0** CRTC data register index
- **7-6** Reserved (0)

#### HORIZONTAL DISPLAY ENABLE END REGISTER (CR01)


Read/Write at I/O Address 3B5h/3D5h Index 01h Group 0 Protection



**7-0** Number of Characters displayed per scan line – 1.

# HORIZONTAL TOTAL REGISTER (CR00)

Read/Write at I/O Address 3B5h/3D5h Index 00h Group 0 Protection




7-0 Horizontal Total. Total number of character clocks per line = contents of this register + 5. This register determines the horizontal sweep rate.



#### HORIZONTAL BLANK START REGISTER (CR02)

Read/Write at I/O Address 3B5h/3D5h Index 02h Group 0 Protection




#### 7-0 Horizontal Blank Start

These bits specify the beginning of horizontal blank in terms of character clocks from the beginning of the display scan. The period between Horizontal Display Enable End and Horizontal Blank Start is the right side border on screen.

#### HORIZONTAL BLANK END REGISTER (CR03)

Read/Write at I/O Address 3B5h/3D5h Index 03h Group 0 Protection



# 4-0 Horizontal Blank End

These are the lower 5 bits of the character clock count used to define the end of horizontal blank. The interval between the end of horizontal blank and the beginning of the display (a count of 0) is the left side border on the screen. If the horizontal blank width desired is W clocks, the 5-bit value programmed in this register = [contents of CR02 + W AND 1Fh. The 6th bit is programmed in CR05[7]. This bit = [((R02 + W) AND 20h/20h. The most significant bit is programmed in XR17[5]. This bit = [(CR02 + W) AND 40h]/40h. The most significant bit is not VGAcompatible and is only enabled in extended high resolution modes. For standard modes only the standard 6 bits are programmed. The 7th bit is enabled by XR17[6].

#### 6-5 Display Enable Skew Control

Defines the number of character clocks that the Display Enable signal is delayed to compensate for internal pipeline delays.


# 7 Light Pen Register Enable

This bit must be 1 for normal operation; when this bit is 0, CRTC registers CR10 and CR11 function as lightpen readback registers.



#### HORIZONTAL SYNC START REGISTER (CR04)

Read/Write at I/O Address 3B5h/3D5h Index 04h Group 0 Protection




#### 7-0 Horizontal Sync Start

These bits specify the beginning of Hsync in terms of Character clocks from the beginning of the display scan. These bits also determine display centering on the screen.

A 9th bit is available in XR17[2] for non-VGA high resolution modes. For VGA compatibility its default value is zero and is not expected to be programmed by VGA software.

#### HORIZONTAL SYNC END REGISTER (CR05)

Read/Write at I/O Address 3B5h/3D5h Index 05h Group 0 Protection



# 4-0 Horizontal Sync End

Lower 5 bits of the character clock count which specifies the end of Horizontal Sync. If the horizontal sync width desired is N clocks, then these bits = (N + contents of CR04) AND 1Fh.

A 6th bit, enabled by XR17[6], is available at XR17[3]. This is only used for non-VGA compatible high resolution modes. It is programmed = (N + contents of CR04/XR1A) AND 20h/20h.

# 6-5 Horizontal Sync Delay

These bits specify the number of character clocks that the Horizontal Sync is delayed to compensate for internal pipeline delays.

# 7 Horizontal Blank End Bit 5


This bit is the sixth bit of the Horizontal Blank End Register (CR03).

64



# **VERTICAL TOTAL REGISTER (CR06)**

Read/Write at I/O Address 3B5h/3D5h Index 06h Group 0 Protection




#### 7-0 VerticalTotal

These are the 8 low order bits of a 10/11-bit register. The VGA-compatible 9th and 10th bits are located in the CRT Controller Overflow Register. The 11th bit (XR16[0]) is only used in non-VGA compatible high resolution modes. In VGA modes XR16[0] is not programmed - it is assumed to be 0. The Vertical Total value specifies the total number of scan lines (horizontal retrace periods) per frame.

Programmed Count = Actual Count -2

#### **OVERFLOW REGISTER (CR07)**

Read/Write at I/O Address 3B5h/3D5h Index 07h Group 0 Protection on bits 0-3 and bits 5-7 Group 3 Protection on bit 4




- 0 Vertical Total Bit 8
- 1 Vertical Display Enable End Bit 8
- 2 Vertical Sync Start Bit 8
- **3** Vertical Blank Start Bit 8
- 4 Line Compare Bit 8
- 5 Vertical Total Bit 9
- 6 Vertical Display Enable End Bit 9
- 7 Vertical Sync Start Bit 9



# PRESET ROW SCAN REGISTER (CR08)

Read/Write at I/O Address 3B5h/3D5h Index 08h Group 3 Protection



## 4-0 Start Row Scan Count

These bits specify the starting row scan count after each vertical retrace. Every horizontal retrace increments the character row scan line counter. The horizontal row scan counter is cleared at maximum row scan count during active display. This register is used for soft scrolling in text modes.


#### 6-5 Byte Panning Control

These bits specify the lower order bits for the display start address. They are used for horizontal panning in Odd/Even and Quad modes.

#### 7 Reserved (0)

# MAXIMUM SCAN LINE REGISTER (CR09)

Read/Write at I/O Address 3B5h/3D5h Index 09h Group 2 Protection on bits 0-4 Group 4 Protection on bits 5-7



#### 4-0 Scan Lines Per Character

These bits specify the number of scan lines in a row:

Programmed Value = Actual Value - 1

5 Vertical Blank Start Register Bit 9 Overflow bit from CR15

#### 6 Line Compare Register Bit 9

Overflow bit from CR18

#### 7 Double Scan


- 0 NormalOperation
- 1 Enable scan line doubling

The vertical parameters in the CRT Controller (even for a split screen) are not affected, only the CRTC row scan counter (bits 0-4 of this register) and display memory addressing screen refresh are affected.



# CURSOR START SCAN LINE REGISTER (CR0A)

Read/Write at I/O Address 3B5h/3D5h Index 0Ah Group 2 Protection



## 4-0 Cursor Start Scan Line

These bits specify the scan line of the character cell where the cursor display begins (top scan line = 0).


#### 5 Cursor Off

- 0 Text Cursor On
- 1 Text Cursor Off

#### 7-6 Reserved (0)

#### CURSOR END SCAN LINE REGISTER (CR0B)

Read/Write at I/O Address 3B5h/3D5h Index 0Bh Group 2 Protection



#### 4-0 Cursor End Scan Line

These bits specify the scan line of a character row where the cursor display ends (i.e., last scan line for the block cursor).

#### 6-5 Cursor Delay

These bits define the number of character clocks that the cursor is delayed to compensate for internal pipeline delay.

#### 7 Reserved (0)

Note: If the Cursor Start Line is greater than the Cursor End Line, then no cursor is generated. If the cursor end scan line is programmed to be greater than the number of scan lines per charater cell, then the last cursor line is the last line of the character cell.



## START ADDRESS HIGH REGISTER (CR0C)

*Read/Write at I/O Address 3B5h/3D5h Index 0Ch* 


# 

7-0 Display Start Address High (Bits 15:8)

This register contains the upper 8 bits of the display start address.

#### CURSORLOCATIONHIGHREGISTER(CR0E)

Read/Write at I/O Address 3B5h/3D5h Index 0Eh




# 7-0 Cursor Location High (Bits 15:8)

This register contains the upper 8 bits of the memory address where the text cursor is active.

# START ADDRESS LOW REGISTER (CR0D)

Read/Write at I/O Address 3B5h/3D5h Index 0Dh




#### 7-0 Display Start Address Low (Bits 7:0)

This register contains the lower 8 bits of the display start address. The display start address points to the memory address corresponding to the top left corner of the screen.

# CURSORLOCATIONLOW REGISTER (CR0F)

Read/Write at I/O Address 3B5h/3D5h Index 0Fh



# 7-0 Cursor Location Low (Bits 7:0)

This register contains the lower 8 bits of the memory address where the text cursor is active.



#### LIGHTPEN HIGH REGISTER (CR10)

Read only at I/O Address 3B5h/3D5h Index 10h

Read-only Register loaded at line compare (the light pen flip-flop is not implemented). Effective only when CR03 bit-7 = 0.


#### LIGHTPEN LOW REGISTER (CR11)

Read only at I/O Address 3B5h/3D5h Index 11h

Read-only Register loaded at line compare (the light pen flip-flop is not implemented). Effective only when CR03 bit-7 = 0.

# VERTICAL SYNC START REGISTER (CR10)

Read/Write at I/O Address 3B5h/3D5h Index 10h Group 4 Protection




This register is not readable when CR03 bit-7=1.

# 7-0 Vertical Sync Start

The eight low order bits of a 10-bit register. The 9th and 10th bits are located in the CRTC Overflow Register. They define the scan line position at which Vertical Sync becomes active. There is an 11th bit located in XR16[2] used for non-VGA modes.

# VERTICAL SYNC END REGISTER (CR11)

Read/Write at I/O Address 3B5h/3D5h Index 11h Group 3 Protection for bits 4 and 5 Group 4 Protection for bits 0-3, 6, and 7



This register is not readable when CR03 bit-7=1.

# 3-0 Vertical Sync End

The lower 4 bits of the scan line count that defines the end of vertical sync. If the vertical sync width desired is N lines, then bits 3-0 of this register = (CR10 + N) AND 0Fh.

# 4 VerticalInterruptClear

0=Clear vertical interrupt generated on the IRQ output; 1=Normal operation. This bit is cleared by RESET.

# 5 VerticalInterruptEnable

- 0 Enable vertical interrupt (default)
- 1 Disable vertical interrupt

This bit is cleared by RESET.

# 6 Select Refresh Type

- 0 3 refresh cycles per scan line
- 1 5 refresh cycles per scan line

# 7 Group Protect 0

This bit is logically ORed with XR15 bit-6 to determine the protection for group 0 registers. This bit is cleared by RESET.


- 0 Enable writes to CR00-CR07
- 1 Disable writes to CR00-CR07

CR07 bit-4 (Line Compare bit-9) is not affected by this bit.



#### VERTICAL DISPLAY ENABLE END REGISTER (CR12)

Read/Write at I/O Address 3B5h/3D5h Index 12h Group 4 Protection




# 7-0 Vertical Display Enable End

These are the eight low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow register. The actual count = Contents of this register + 1. There is an 11th bit located in XR16[1] used for non-VGA modes.

#### **OFFSET REGISTER (CR13)**

Read/Write at I/O Address 3B5h/3D5h Index 13h Group 3 Protection




#### 7-0 Display Buffer Width

The byte starting address of the next display row = Byte Start Address for current row + (K\* CR13), where K = 2 in byte mode, K = 4 in word mode, and K = 8 in doubleword mode. Byte, word and doubleword modes are selected by CR17[6] and CR14[6]. Byte, word and doubleword modes affect the translation of the 'logical' display memory address to the 'physical' display memory address.



# **UNDERLINE LOCATION REGISTER (CR14)**

Read/Write at I/O Address 3B5h/3D5h Index 14h Group 3 Protection



#### 4-0 UnderlinePosition

These bits specify the underline's scan line position within a character row.

#### 5 Count by 4 for Doubleword Mode

- 0 Frame Buffer Address is incremented by 1 or 2
- 1 Frame Buffer Address is incremented by 4 or 2


See CR17 bit-3 for further details.

#### 6 Doubleword Mode

- 0 Frame Buffer Address is byte or word address
- 1 Frame Buffer Address is doubleword address

This bit is used in conjunction with CR17 bit-6 to select the display memory addressing mode.


#### 7 Reserved (0)





#### VERTICAL BLANK START REGISTER (CR15)

Read/Write at I/O Address 3B5h/3D5h Index 15h Group 4 Protection




#### 7-0 Vertical Blank Start

These are the 8 low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow and Maximum Scan Line Registers respectively. Together these 10 bits define the scan line position where vertical blank begins. The interval between the end of the vertical display and the beginning of vertical blank is the bottom border on the screen.

There is an 11th bit located in XR16[4] used for non-VGA modes.

#### VERTICAL BLANK END REGISTER (CR16)

Read/Write at I/O Address 3B5h/3D5h Index 16h Group 4 Protection



# 7-0 Vertical Blank End


These are the 8 low order bits of the scan line count which specifies the end of Vertical Blank. If the vertical blank width desired is Z lines these bits = (Vertical Blank Start + Z) and 0FFh.



# CRT MODE CONTROL REGISTER (CR17)

Read/Write at I/O Address 3B5h/3D5h Index 17h Group 3 Protection for bits 0, 1, and 3-7 Group 4 Protection for bit 2

# D7 D6 D5 D4 D3 D2 D1 D0



#### 0 Compatibility Mode Support

This bit allows compatibility with the IBM CGA two-bank graphics mode.

- 0 Character row scan line counter bit 0 is substituted for memory address bit 13 during active display time
- 1 Normal operation, no substitution takes place

#### 1 Select Row Scan Counter

This bit allows compatibility with Hercules graphics and with any other 4-bank graphics system.

- 0 Character row scan line counter bit 1 is substituted for memory address bit 14 during active display time
- 1 Normal operation, no substitution takes place

#### 2 Vertical Sync Select

This bit controls the vertical resolution of the CRT Controller by permitting selection of the clock rate input to the vertical counters. When set to 1, the vertical counters are clocked by the horizontal retrace clock divided by 2.

3 Count By Two

- 0 Memory address counter is incremented every character clock (CCLK)
- 1 Memory address counter is incremented every two character clocks, used in conjunction with bit 5 of 0Fh.

**Note:** This bit is used in conjunction with CR14[5]. The net effect is as follows:

CR14[5]	CR17[3]	Increment Addressing Every
0	0	1 CCLK
0	1	2 CCLK
1	0	4 CCLK
1	1	2 CCLK

- 4 Reserved (0)
- 5 AddressWrap (effective only in word mode)
  - 0 Wrap display memory address at 16 Kbytes. Used in IBM CGA mode.
  - 1 Normal operation (extended mode).

#### 6 Word Mode or Byte Mode

- 0 Select Word Mode. In this mode the display memory address counter bits are shifted down by one, causing the most-significant bit of the counter to appear on the least-significant bit of the display memory address output
- 1 Select byte mode

Note: This bit is used in conjunction with CR14[6] to select byte, word, or doubleword memory addressing as follows:

CR14[6]	CR17[6]	Addressing Mode
0	0	Word Mode
0	1	Byte Mode
1	0	Doubleword Mode
1	1	Doubleword Mode

Display memory addresses are affected as shown in the table on the following page.

# 7 HardwareReset

- 0 Force HSYNC and VSYNC inactive. No other registers or outputs affected.(Default on RESET)
- 1 Normal Operation.




Display memory addresses are affected by CR17 bit 6 as shown in the table below:

Logical		cal Memory	Address
Memory	Byte	Word	Doubleword
Address	Mode	Mode	Mode
MA00	A00	Note 1	Note 2
MA01	A01	A00	Note 3
MA02	A02	A01	A00
MA03	A03	A02	A01
MA04	A04	A03	A02
MA05	A05	A04	A03
MA06	A06	A05	A04
MA07	A07	A06	A05
MA08	A08	A07	A06
MA09	A09	A08	A07
MA10	A10	A09	A08
MA11	A11	A10	A09
MA12	A12	A11	A10
MA13	A13	A12	A11
MA14	A14	A13	A12
MA15	A15	A14	A13

Note 1 = A13 \* NOT CR17 bit 5 + A15 \* CR17 bit 5 Note 2 = A12 xor (A14 \* XR04 bit 2) Note 3 = A13 xor (A15 \* XR04 bit 2)

#### LINE COMPARE REGISTER (CR18)

Read/Write at I/O Address 3B5h/3D5h Index 18h Group 3 Protection



# 7-0 LineCompareTarget


These are the low order 8 bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow and Maximum Scan Line Registers, respectively. This register is used to implement a split screen function. When the scan line counter value is equal to the contents of this register, the memory address counter is cleared to 0. The display memory address counter then sequentially addresses the display memory starting at address 0. Each subsequent row address is generated by the addition of the Offset Register contents. This register is not affected by the double scanning bit (CR09[7]).





#### MEMORY DATA LATCH REGISTER (CR22)

Read only at I/O Address 3B5h/3D5h Index 22h



# 7–0 Data Latch


This register may be used to read the state of Graphics Controller Memory Data Latch 'n', where 'n' is controlled by the Graphics Controller Read Map Select Register (GR04[1:0]) and is in the range 0–3.

Writes to this register are not decoded and will be ignored.

This is a standard VGA register which was not documented by IBM.

#### ATTRIBUTE CONTROLLER TOGGLE REGISTER (CR24)

Read only at I/O Address 3B5h/3D5h Index 24h



#### 6-0 Reserved (0)

#### 7 Index/Data

This bit may be used to read back the state of the attribute controller index/data latch. This latch indicates whether the next write to the attribute controller at 3C0h will be to the register index pointer or to an indexed register.

- 0 Next write is to the index
- 1 Next write is to an indexed register

Writes to this register are not decoded and will be ignored.

This is a standard VGA register which was not documented by IBM.






Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
GRX	Graphics Index	_	R/W	3CEh	1	77
GR00	Set/Reset	00h	R/W	3CFh	1	77
GR01	EnableSet/Reset	01h	R/W	3CFh	1	78
GR02	Color Compare	02h	R/W	3CFh	1	78
GR03	DataRotate	03h	R/W	3CFh	1	79
GR04	Read Map Select	04h	R/W	3CFh	1	79
GR05	Graphics Mode	05h	R/W	3CFh	1	80
GR06	Miscellaneous	06h	R/W	3CFh	1	82
GR07	Color Don't Care	07h	R/W	3CFh	1	82
GR08	Bit Mask	08h	R/W	3CFh	1	83

# **Graphics Controller Registers**

#### **GRAPHICSCONTROLLER INDEX REGISTER (GRX)**

Write only at I/O Address 3CEh Group 1 Protection




# 3-0 4-bitIndextoGraphicsControllerRegisters

7-4 Reserved (0)

# **SET/RESET REGISTER (GR00)**

Read/Write at I/O Address 3CFh Index 00h Group 1 Protection



The SET/RESET and ENABLE SET/RESET registers are used to 'expand' 8 bits of CPU data to 32 bits of display memory.

# 3-0 Set/Reset Planes 3-0


When the Graphics Mode register selects Write Mode 0, all 8 bits of each display memory plane are set as specified in the corresponding bit in this register. The Enable Set/Reset register (GR01) allows selection of some CPU data to be written to individual planes and other planes to be set or reset based on GR00. In Write Mode 3 (see GR05), these bits determine the color value.

7-4 Reserved (0)



# ENABLE SET/RESET REGISTER (GR01)

Read/Write at I/O Address 3CFh Index 01h Group 1 Protection




#### 3-0 Enable Set/Reset Planes 3-0

This register works in conjunction with the Set/Reset register (GR00). The Graphics Mode register must be programmed to Write Mode 0 in order for this register to have any effect.

- 0 The corresponding plane is written with the data from the CPU data bus
- 1 The corresponding plane is set to 0 or 1 as specified in the Set/Reset Register
- 7-4 Reserved (0)

# COLOR COMPARE REGISTER (GR02)

Read/Write at I/O Address 3CFh Index 02h Group 1 Protection



# **3-0** Color Compare Planes **3-0**


This register is used to 'reduce' 32 bits of memory data to 8 bits for the CPU in 4plane graphics mode. These bits provide a reference color value to be compared to data read from display memory planes 0-3. The Color Don't Care register (GR07) is used to affect the result. This register is active only if the Graphics Mode register (GR05) is set to Read Mode 1. A match between the memory data and the Color Compare register (GR02) (for the bits specified in the Color Don't Care register) causes a logical 1 to be placed on the CPU data bus for the corresponding data bit; a mis-match returns a logical 0.

**7-4** Reserved (0)



# DATA ROTATE REGISTER (GR03)

Read/Write at I/O Address 3CFh Index 03h Group 1 Protection



#### 2-0 Data Rotate Count

These bits specify the number of bits to rotate to the right the data being written by the CPU. The CPU data bits are first rotated, then subjected to the logical operation as specified in the Function Select bit field. The rotate function is active only if the Graphics Mode register is programmed for Write Mode 0.

#### 4-3 Function Select

These Function Select bits specify the logical function performed on the contents of the processor latches (loaded on a previous CPU read cycle) before the data is written to display memory. These bits operate as follows:

Bit 4 Bit 3 Result


0	0	No change to the Data
0	1	Logical 'AND' between Data
		and latched data
1	0	Logical 'OR' between Data
		and latched data
1	1	Logical 'XOR' between Data

l 1 Logical 'XOR' between Dat and latched data

#### 7-5 Reserved (0)

**READ MAP SELECT REGISTER (GR04)** 

Read/Write at I/O Address 3CFh Index 04h Group 1 Protection



#### 1-0 Read Map Select

This register is also used to 'reduce' 32 bits of memory data to 8 bits for the CPU in the 4-plane graphics mode. These bits select the memory plane from which the CPU reads data in Read Mode 0. In Odd/Even mode, bit-0 is ignored. In Quad mode, bits 0 and 1 are both ignored.

The four memory maps are selected as follows:


Bit 1	Bit 0	MapSelected
0	0	Plane 0
0	1	Plane 1
1	0	Plane 2
1	1	Plane 3

7-2 Reserved (0)



# **GRAPHICS MODE REGISTER (GR05)**

Read/Write at I/O Address 3CFh Index 05h Group 1 Protection



#### 1-0 Write Mode

For 16/32-bit writes, the operation is repeated on all bytes of CPU data.

#### GR05[1:0] WriteMode

- 00 **Writemode0**. Each of the four display memory planes is written with the CPU data rotated by the number of counts in the Rotate Register, except when the Set/Reset Register is enabled for any of the four planes. When the Set/Reset Register is enabled, the corresponding plane is written with the data stored in the Set/Reset Register.
- 01 **Writemode1**. Each of the four display memory planes is written with the data previously loaded in the processor latches. These latches are loaded during all read operations.
- 10 Write mode 2. The CPU data bus data is treated as the color value for the addressed byte in planes 0-3. All eight pixels in the addressed byte are modified unless protected by the Bit Mask register setting. A logical 1 in the Bit Mask register sets the corresponding pixel in the addressed byte to the color specified on the data bus. A 0 in the Bit Mask register sets the corresponding pixel in the

addressed byte to the corresponding pixel in the processor latches. The Set/Reset and Enable Set/Reset registers are ignored. The Function Select bits in the Data Rotate register are used.

11 **Write mode 3.** The CPU data is rotated then logically ANDed with the contents of the Bit Mask register (GR08) and then treated as the addressed data's bit mask, while the contents of the Set/Reset register is treated as the color value.

A '0' on the data bus (mask) causes the corresponding pixel in the addressed byte to be set to the corresponding pixel in the processor latches.

A '1' on the data bus (mask) causes the corresponding pixel in the addressed byte to be set to the color value specified in the Set/Reset register.

The Enable Set/Reset register is ignored. The Data Rotate is used. This write mode can be used to fill an area with a single color and pattern.

#### 2 Reserved (0)

#### 3 Read Mode

- 0 The CPU reads data from one of the planes as selected in the Read Map Select register.
- 1 The CPU reads the 8-bit result of the logical comparison between all eight pixels in the four display planes and the contents of the Color Compare and Color Don't Care registers. The CPU reads a logical 1 if a match occurs for each pixel and logical 0 if a mis-match occurs. In 16-bit read cycles, this operation is repeated on the lower and upper bytes.

(Continued on following page)



## 4 Odd/Even Mode

- 0 All CPU addresses sequentially access all planes
- 1 Even CPU addresses access planes 0 and 2, while odd CPU addresses access planes 1 and 3. This option is useful for compatibility with the IBM CGA memory organization.

#### 6-5 Shift Register Mode

These two bits select the data shift pattern used when passing data from the four memory planes through the four video shift registers. If data bits 0-7 in memory planes 0-3 are represented as M0D0-M0D7, M1D0-M1D7, M2D0-M2D7, and M3D0-M3D7 respectively, then the data in the serial shift registers is shifted out as follows:

GR05[6:5]	Last Bit Shifted Out			Shif Direct		•		1st Bit Shifted Out	Out- put to:
00:	M0D0	M0D1	M0D2	M0D3	M0D4	M0D5	M0D6	M0D7	Bit 0
	M1D0	M1D1	M1D2	M1D3	M1D4	M1D5	M1D6	M1D7	Bit 1
	M2D0	M2D1	M2D2	M2D3	M2D4	M2D5	M2D6	M2D7	Bit 2
	M3D0	M3D1	M3D2	M3D3	M3D4	M3D5	M3D6	M3D7	Bit 3
01:	M1D0	M1D2	M1D4	M1D6	M0D0	M0D2	M0D4	M0D6	Bit 0
	M1D1	M1D3	M1D5	M1D7	M0D1	M0D3	M0D5	M0D7	Bit 1
	M3D0	M3D2	M3D4	M3D6	M2D0	M2D2	M2D4	M2D6	Bit 2
	M3D1	M3D3	M3D5	M3D7	M2D1	M2D3	M2D5	M2D7	Bit 3
1x:	M3D0	M3D4	M2D0	M2D4	M1D0	M1D4	M0D0	M0D4	Bit 0
	M3D1	M3D5	M2D1	M2D5	M1D1	M1D5	M0D1	M0D5	Bit 1
	M3D2	M3D6	M2D2	M2D6	M1D2	M1D6	M0D2	M0D6	Bit 2
	M3D3	M3D7	M2D3	M2D7	M1D3	M1D7	M0D3	M0D7	Bit 3

- **Note:** If the Shift Register is not loaded every character clock (see SR01[4,2]) then the four 8-bit shift registers are effectively 'chained' with the output of shift register 1 becoming the input to shift register 0 and so on. This allows one to have a large monochrome (or 4 color) bit map and display one portion thereof.
- Note: If XR28[4] is set (8-bit video path), then GR05[6] must be set to 0:

If XR28[4]=1:


GR05[6:5]	Last Bit Shifted Out	Shift Direction	►		1st Bit Shifted Out	Out- put to:
0x		M3D0 M3D1 M3D2 M3D3 M3D4 M3D5 M3D6 M3D7	M2D0 M2D1 M2D2 M2D3 M2D4 M2D5 M2D6 M2D7	M1D0 M1D1 M1D2 M1D3 M1D4 M1D5 M1D6 M1D7	M0D0 M0D1 M0D2 M0D3 M0D4 M0D5 M0D6 M0D7	Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7

# 7 Reserved(0)



# **MISCELLANEOUS REGISTER (GR06)**

Read/Write at I/O Address 3CFh Index 06h Group 1 Protection



#### 0 Graphics/Text Mode

- 0 TextMode
- 1 Graphics mode

#### 1 Chain Odd/Even Planes

This mode can be used to double the address space into display memory.

- 1 CPU address bit A0 is replaced by a higher order address bit. The state of A0 determines which memory plane is to be selected:
  - A0 = 0: select planes 0 and 2 A0 = 1: select planes 1 and 3
- 0 A0 not replaced

#### **3-2** Memory Map Mode

These bits control the mapping of the display memory into the CPU address space as follows (also used in extended modes):


#### Bit 3 Bit 2 CPU Address

0	0	A0000h-BFFFFh
0	1	A0000h-AFFFFh
1	0	B0000h-B7FFFh
1	1	B8000h-BFFFFh

#### **7-4** Reserved (0)

# COLOR DON'T CARE REGISTER (GR07)

Read/Write at I/O Address 3CFh Index 07h Group 1 Protection



# **3-0** Ignore Color Plane (3-0)


- 0 This causes the corresponding bit of the Color Compare register to be a don't care during a comparison.
- 1 The corresponding bit of the Color Compare register is enabled for color comparison. This register is active in Read Mode 1 only.

# **7-4** Reserved (0)



# BIT MASK REGISTER (GR08)

Read/Write at I/O Address 3CFh Index 08h Group 1 Protection



#### 7-0 Bit Mask

This bit mask is applicable to any data written by the CPU, including that subject to a rotate, logical function (AND, OR, XOR), Set/Reset, and No Change. In order to execute a proper read-modify-write cycle into displayed memory, each byte must first be read (and latched by the VGA), the Bit Mask register set, and the new data then written. The bit mask applies to all four planes simultaneously.

- 0 The corresponding bit (7:0) in each of the four memory planes is written from the corresponding bit (7:0) in the latches.
- 1 Unrestricted manipulation of the corresponding data bit in each of the four memory planes is permitted.





# **Attribute Controller and VGA Color Palette Registers**

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
ARX	Attribute Index (for 3C0/3C1h)	_	R/W	3C0h	1	85
AR00-AR0F	Attribute Controller Color Data	00-0Fh	R/W	3C0h/3C1h	1	86
AR10 AR11 AR12 AR13 AR14	Mode Control Overscan Color Color Plane Enable Horizontal Pixel Panning Pixel Pad	10h 11h 12h 13h 14h	R/W R/W R/W R/W	3C0h/3C1h 3C0h/3C1h 3C0h/3C1h 3C0h/3C1h 3C0h/3C1h	1 1 1 1	86 87 87 88 88
DACMASK DACSTATE DACRX DACX DACX DACDATA	Color Palette Pixel Mask Color Palette State Color Palette Read-Mode Index Color Palette Index (for 3C9h) Color Palette Data	_ _ _ 00-FFh	R/W R W R/W R/W	3C6h 3C7h 3C7h 3C8h 3C9h	6  6 6 6	89 89 90 90 90


In regular VGA mode, all Attribute Controller registers are located at the same byte address (3C0h) in the CPU I/O space. An internal flip-flop controls the selection of either the Attribute Index or Data Registers. To select the Index Register, an I/O Read is executed to address 3BAh/3DAh to clear this flip-flop. After the Index Register has been loaded by an I/O Write to address 3C0h, this flip-flop toggles, and the Data Register is ready to be accessed. Every I/O Write to address 3C0h toggles this flip-flop. The flip-flop does not have any effect on the reading of the Attribute Controller registers. The Attribute Controller index register is always read back at address 3C0h, the data register is always read back at address 3C1h.

In one of the extended modes (See "CPU Interface Register"), the Attribute Controller Index register is located at address 3C0h and the Attribute Controller Data register is located at address 3C1h (to allow word I/O accesses). In another extended mode, the Attribute Controller can be both read and written at either 3C0h or 3C1h (EGA compatible mode).

The VGA color palette logic is used to further modify the video color output following the attribute controller color registers. The color palette logic is contained on-chip. DAC logic is provided on-chip to convert the final video output of the color palette to analog RGB outputs for use in driving a CRT display.

## ATTRIBUTE INDEX REGISTER (ARX)

*Read/Write at I/O Address 3C0h Group 1 Protection* 



# 4-0 Attribute Controller Index

These bits point to one of the internal registers of the Attribute Controller.

# 5 Enable Video


- 0 Disable video, allowing the Attribute Controller Color registers to be accessed by the CPU
- 1 Enable video, causing the Attribute Controller Color registers (AR00-AR0F) to be inaccessible to the CPU

# **7-6** Reserved (0)



# ATTRIBUTE CONTROLLER COLOR REGISTERS (AR00-AR0F)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 00-0Fh Group 1 Protection or XR63[6]




#### 5-0 Color Value

These bits are the color value in the respective attribute controller color register as pointed to by the attribute index register.

#### **7-6** Reserved (0)

#### ATTRIBUTE CONTROLLER MODE CONTROL REGISTER (AR10)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 10h Group 1 Protection



#### 0 Text/Graphics Mode

- 0 Select text mode
- 1 Select graphics mode

#### 1 Monochrome/Color Display

- 0 Select color display attributes
- 1 Select mono display attributes

#### 2 Enable Line Graphics Character Codes

0 Make the ninth pixel appear the same as the background

1 For special line graphics character codes (0C0h-0DFh), make the ninth pixel identical to the eighth pixel of the character. For other characters, the ninth pixel is the same as the background.

#### 3 Enable Blink/Select Background Intensity

The blinking counter is clocked by the VSYNC signal. The Blink frequency is defined in the Blink Rate Control Register (XR60).

- 0 Disable Blinking and enable text mode background intensity
- 1 Enable the blink attribute in text and graphics modes.

#### 4 Reserved (0)

#### 5 Split Screen Horizontal Panning Mode

- 0 Scroll both screens horizontally as specified in the Pixel Panning register
- 1 Scroll horizontally only the top screen as specified in the Pixel panning register

#### 6 256 Color Output Assembler

- 0 6-bits of video (translated from 4-bits by the internal color palette) are output every dot clock
- 1 Two 4-bit sets of video data are assembled to generate 8-bit video data at half the frequency of the internal dot clock (256 color mode).


# 7 Video Output 5-4 Select

- 0 Video bits 4 and 5 are generated by the internal Attribute Controller color paletteregisters
- 1 Video bits 4 and 5 are the same as bits 0 and 1 in the Pixel Pad register (AR14[1:0])



## **OVERSCAN COLOR REGISTER (AR11)**

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 11H Group 1 Protection




#### 7-0 Overscan Color

These 8 bits define the overscan (border) color value. For monochrome displays, these bits should be zero.

The border color is displayed in the interval after Display Enable End and before Blank Start (end of display area; i.e. right side and bottom of screen) and between Blank End and Display Enable Start (beginning of display area; i.e. left side and top of screen).

#### COLOR PLANE ENABLE REGISTER (AR12)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 12h Group 1 Protection



#### **3-0** Color Plane (3-0) Enable

- 0 Force the corresponding color plane pixel bit to 0 before it addresses the colorpalette
- 1 Enable the plane data bit of the corresponding color plane to pass

#### 5-4 Display Status Select

These bits select two of the eight color outputs to be read back in the Input Status Register 1 (port 3BAh or 3DAh). The output color combinations available on the status bits are as follows:


Bit 5	Bit 4	Status Bit 5	Register 1 Bit 4
0	0	P2	PO
0	1	P5	P4
1	0	P3	P1
1	1	P7	P6

**7-6** Reserved (0)



#### ATTRIBUTE CONTROLLER HORIZONTAL PIXEL PANNING REGISTER (AR13)

Read at I/O Address 3C1h Write At I/O Address 3C0/1h Index 13h Group 1 Protection



#### 3-0 Horizontal Pixel Panning


These bits select the number of pixels to shift the display horizontally to the left. Pixel panning is available in both text and graphics modes. In 9 pixel/character text mode, the output can be shifted a maximum of 9 pixels. In 8 pixel/character text mode and all graphics modes a maximum shift of 8 pixels is possible. In 256-color mode (output assembler AR10[6] = 1), bit 0 of this register must be 0 which results in only 4 panning positions per display byte. In Shift Load 2 and Shift Load 4 modes, register CR08 provides single pixel resolution for panning. Panning is controlled as follows:

	Number	els Shifted	
AR13	9-dot mode	8-dot mode	256-color mode
0	1	0	0
1	2	1	
2	3	2	1
3	4	3	
4	5	4	2
5	6	5	
6	7	6	3
7	8	7	
8	0		

7-4 Reserved (0)

#### ATTRIBUTE CONTROLLER PIXEL PAD REGISTER (AR14)

Read at I/O Address 3C1h Write At I/O Address 3C0/1h Index 14h Group 1 Protection



#### 1-0 Video Bits 5-4

These bits are output as video bits 5 and 4 when AR10[7] = 1. They are disabled in the 256 color mode.

#### 3-2 Video Bits 7-6


These bits are output as video bits 7 and 6 in all modes except 256-color mode.

#### 7-4 Reserved (0)




# COLOR PALETTE PIXEL MASK REGISTER (DACMASK)

Read/Write at I/O Address 3C6h Group 6 Protection



The contents of this register are logically ANDed with the 8 bits of video data coming into the color palette. Zero bits in this register therefore cause the corresponding address input to the color palette to be zero. For example, if this register is programmed with 7, only color palette registers 0-7 would be accessible; video output bits 3-7 would be ignored and all color values would map into the lower 8 locations in the color palette.

**COLOR PALETTE STATE REGISTER (DACSTATE)** *Read only at I/O Address 3C7h* 



#### **1-0** Palette State 1-0

Status bits indicate the I/O address of the last CPU write to the Color Palette:

- 00 The last write was to 3C8h (write mode)
- 11 The last write was to 3C7h (read mode)

#### 7-2 Reserved (0)

To allow saving and restoring the state of the video subsystem, this register is required since the color palette index register is automatically incremented differently depending on whether the index is written at 3C7h or 3C8h.




#### COLOR PALETTE READ-MODE INDEX REGISTER (DACRX)

Write only at I/O Address 3C7h Group 6 Protection

----*I* 


# COLOR PALETTE

**INDEX REGISTER (DACX)** Read/Write at I/O Address 3C8h Group 6 Protection



#### **COLORPALETTE DATA REGISTERS (DACDATA 00-FF)** *Pagd/Write at V/O Address 3C0h*

Read/Write at I/O Address 3C9h Index 00h-FFh Group 6 Protection



The index register is used to point to one of 256 data registers. Each data register is 18 bits in length (6 bits each for red, green, and blue), so data values must be read or written as sequences of 3 bytes. After writing the index register (at 3C7h or 3C8h), data values may be read from or written to the color palette data register port (3C9h) in sequence: first red, then green, then blue, then repeated for the next location if desired (the index is incremented automatically by the palette logic).

The index may be written at 3C7h and may be read or written at 3C8h. The state is saved for which port (3C7h or 3C8h) was last written and that information is returned on reads from 3C7h (Color Palette State Register). If the last operation was a read, bits 0 and 1 return 0; if the last operation was a write, both bits return 1. The state of the RGB sequence is not saved; the user must access each three bytes in an uninterruptable sequence (or be assured that interrupt service routines will not access the palette index or data registers). When the index register is written (at either port), the RGB sequence is restarted (it is not restarted for Index Register reads). The chip allows data value reads and writes to be intermixed although this is not recommended practice and may cause system compatibility problems in some configurations. Either reads or writes of RGB data (at 3C9h) increment the palette logic's modulo-3 RGB sequence counter.

The sequence for <u>reading</u> color palette data differs from the sequence for <u>writing</u> color palette data. For <u>reads</u>, the index should be written at <u>3C7h</u>. RGB data is read and saved internally immediately following the index register write then the index is incremented. The RGB data subsequently read by the user will be from the specified index, but reads of the index register will return the already incremented value. For <u>writes</u>, the index should be written at <u>3C8h</u>. RGB data subsequently written will be written to the location pointed to by the index register and the index register value will not be incremented until all three bytes of data have been written. This is described in more detail as follows:

#### Reading Color Palette RAM Data

To read the color palette RAM, the index is written at 3C7H (Read-Mode) with the address of the color palette RAM location to be read. The contents of the color palette RAM at the specified address are then transferred to a holding register and the index register is then incremented to the next RAM location. The RGB data can then be read in red, green, blue order by performing three consecutive reads from the Color Palette Data Register (3C9H). Following the read of the blue data, the contents of the color palette RAM at the specified address are then transferred to a holding register and the index register incremented. A block of color palette RAM data may be read by performing a write to the Index Register at 3C7h followed by reads in red, green, blue order from the Palette Data Register until the entire block has been read.

#### Writing Color Palette RAM Data

To write the color palette RAM, the index is written to 3C8H (Write-Mode) with the address of the color palette RAM location to be written. Three consecutive write cycles are then performed to the Color Palette Data Register (3C9H), in red, green, blue order. After the blue write cycle, the three bytes of color data are written to the location specified by the Index Register. The index register is then incremented to the next location. A block of color palette RAM data may be written by performing a write to the Index Register at 3C8h followed by writes in red, green, blue order to the Color Palette Data Register until the entire block has been written.





# **Extension Registers**


Register	Register			I/O	State After	n
Mnemonic XRX	Group 	Extension Register Name Extension Index	Index	Access R/W	AddressReset3D6h- x x x x x x x x	Page 92
XR00	Config / Setup	Chip Version	00h	RO	3D7h 10111rrr	92
XR01	Config / Setup	Configuration 1 (CFG0-7)	01h	RO	3D7h ddddddd	93
XR74	Config / Setup	Configuration 2 (CFG8-15)	74h	R/W	3D7h ddddddd	117
XR02	BusInterface	CPU Interface Control 1	02h	R/W	3D7h x 0 0 0 0	94
XR03	BusInterface	CPU Interface Control 2	03h	R/W	3D7h 0 x	94
XR04 XR05 XR0A XR52	MemoryInterface MemoryInterface MemoryInterface MemoryInterface	XRAM Mode Control	04h 05h 0Ah 52h	R/W R/W R/W R/W	3D7h        0000           3D7h         00-0           3D7h         xx000000           3D7h         x000	95 96 98 114
XR06	DisplayInterface	Palette Control	06h	R/W	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	96
XR28	DisplayInterface	VideoInterface	28h	R/W		106
XR73	DisplayInterface	Miscellaneous Control	73h	R/W		116
XR0E	Text Control	Text Mode Control	0Eh	R/W	3D7h 0 0 - 0	101
XR71	GPIOInterface	GPIO Control	71h	R/W	3D7h 00000000	115
XR72	GPIOInterface	GPIO Data	72h	R/W	3D7h x x x x x x x	115
XR40	BitBlt	BitBlt Configuration	40h	R/W	3D7hx x	113
XR0F	Software Flags	Software Flags 0	0Fh	R/W	3D7h         x x x x x x x x x           3D7h         x x x x x x x x x           3D7h         x x x x x x x x x           3D7h         x x x x x x x x x           3D7h         x x x x x x x x x           3D7h         x x x x x x x x x x	101
XR2B	Software Flags	Software Flags 1	2Bh	R/W		107
XR44	Software Flags	Software Flags 2	44h	R/W		114
XR75	Software Flags	Software Flags 3	75h	R/W		117
XR08 XR09 XR0B XR0C XR10 XR11	Mapping Mapping Mapping Mapping Mapping Mapping	Linear Base Low Linear Base High CPU Paging Start Address Top Single/Low Map High Map	08h 09h 0Bh 0Ch 10h 11h	R/W R/W R/W R/W R/W	3D7h         x x           3D7h         x x x x x x x x x           3D7h         - 0 0 0 - 0 0 0           3D7h         - 0 - 0 0 0 0 0           3D7h         - 0 - 0 0 0 0 0           3D7h         x x x x x x x x           3D7h         - 0 - 0 0 0 0 0           3D7h         x x x x x x x x x           3D7h         x x x x x x x x x	97 97 99 100 102 102
XR14	Compatibility	Emulation Mode	14h	R/W	3D7h 000000	103
XR15	Compatibility	Write Protect	15h	R/W	3D7h 00000000	103
XR0D	Alternate	Auxiliary Offset	0Dh	R/W	3D7h        0000           3D7h         -0-000           3D7h         00x0x000           3D7h         xxxxxxxxx	100
XR16	Alternate	VerticalOverflow	16h	R/W		104
XR17	Alternate	HorizontalOverflow	17h	R/W		104
XR19	Alternate	Alt H Sync Start / Half Line Compare	19h	R/W		105
XR30 XR31 XR32 XR33	Clock Control Clock Control Clock Control Clock Control	Clock Divide Control Clock M-Divisor Clock N-Divisor Clock Control	30h 31h 32h 33h	R/W R/W R/W R/W	3D7h x x x x 3D7h - x x x x x x x 3D7h - x x x x x x x x 3D7h - x x x x x x x x 3D7h x 0 - 0 0 0	108 108 109 109
XR3A XR3B XR3C XR3D XR3E XR3F	Multimedia Multimedia Multimedia Multimedia Multimedia Multimedia	Color Key Compare Data 0 Color Key Compare Data 1 Color Key Compare Data 2 Color Key Compare Mask 0 Color Key Compare Mask 1 Color Key Compare Mask 2	3Ah 3Bh 3Ch 3Dh 3Eh 3Fh	R/W R/W R/W R/W R/W	3D7h         x x x x x x x x x x x x x x x x x x x	110 110 111 111 112 112
XR7A	Diagnostic	Test Index	7Ah	R/W	3D7h         0 0 0 0 0 0 0 0           3D7h         0 0 x x x x x x           3D7h         x x x x x x x x           3D7h         x x x x x x x x           3D7h         0 0 0 0 0 0 0 0           3D7h         0 0 0 0 0 0 0 0           3D7h         0 0 0 0 0 0 0	118
XR7B	Diagnostic	CRC Control	7Bh	R/W		118
XR7C	Diagnostic	CRC Data	7Ch	R/O		119
XR7D	Diagnostic	Diagnostic	7Dh	R/W		120
XR7F	Diagnostic	Diagnostic	7Fh	R/W		120

- $\begin{array}{l} = \mbox{Not implemented (always reads 0)} \\ \bullet = \mbox{Not implemented (read/write, reset to 0)} \\ r = \mbox{Chip revision $\#$ (starting from 0000)} \end{array}$



# EXTENSION INDEX REGISTER (XRX)


Read/Write at I/O Address 3D6h



- **6-0** Index value used to access the extension registers
- 7 Reserved (0)

#### **CHIPS VERSION REGISTER (XR00)** Read only at I/O Address 3D7h

Read only at I/O Address 3D7h Index 00h



# 2-0 Chip Revision

A revision number is stored in these three bits to identify the part. Numbering starts at 0h and is incremented for every silicon step.


# 7-3 Chip Type

Chips and Technologies drivers identify the 64310 via these bits. For the 64310 these bits will read back as 10111b.



#### **CONFIGURATION REGISTER 1 (XR01)**

Read only at I/O Address 3D7h Index 01h



These bits latch the state of MAD7:0 on the falling edge of RESET. The state of bits 7:0 after RESET effect chip internal logic as indicated below. MAD7:0 have no on-chip pullups or pull-downs; therefore, the state of these bits after RESET will be indeterminate if no external pullup or pulldown resistors are present.

This register is not related to the Virtual EGA Switch register (XR1F).

#### **1-0 Processor Bus Type**

- 00 Reserved
- 01 32-bit PCI
- 10 Reserved
- 11 32-bit local bus (486DX, VL-Bus)

# 2 Isolate 64310 via SETUP & 106h

This configuration bit is used to distinguish between motherboard implementations which wish to be disabled by software and other add-on card implementations:

- 0 64310 cannot be disabled (64300 compatible). This is desirable for add-on card implementations.
- 1 64310 can be software disabled via SETUP mode register 106h. This is useful for motherboard implementations.

This bit would typically be used on system board designs where it is required to disable the 64310 when another VGA device is installed in an adapter socket. When XR01[2]=1, the 64310 may be disabled by writing I/O 106h[1:0]=10b while I/O 46E8h[4]=0 (SETUP mode). On reset the 64310 will respond to 102h as if it were a standard VGA. Only the system BIOS should attempt to shut the onboard video subsystem down. The PCI bus also permits the 64310 to be enabled/disabled under software control via the PCI configuration registers.

# 3 Chip Enable

- 0 Disable Bus Interface and RAMDAC
- 1 Enable Bus Interface and RAMDAC

#### 4 Clock Source

- 0 External Clock Source (82C404C)
- 1 Internal Clock Source

# 5 OSC Source Select

- 0 External Clock (TTL) drives XTAL IN. XTAL OUT is not connected.
- 1 Crystal connected to XTAL IN and XTALOUT

# 7–6 Reserved (0)


These bits are currently undefined in the 64310. They should be set to zero for future compatibility.

In the 64300 these bits sample the CPU speed (XR01[7]) and Zero Wait State (XR01[6]) signals from the VL-Bus. Due to variations and incompatibilities on motherboards the 64310 always inserts a minimum of 1 wait state. The 64310 is capable of operating in VL-Bus systems up to the 50MHz maximum specified in Rev 2.0 of the VESA VL-Bus specification.



# CPU INTERFACE REGISTER 1 (XR02)

Read/Write at I/O Address 3D7h Index 02h



# **2-0** Reserved (0)


#### 4-3 Attribute Controller Mapping

- 00 Write Index and Data at 3C0h. (8-bit access only) (default VGA mapping)
- 01 Write Index at 3C0h and Data at 3C1h (8-bit or 16-bit access). Attribute flipflop (bit-7) is always reset in this mode (16-bit mapping)
- 1x Reserved
- **6-5** Reserved (0)
- 7 Attribute Flip-flop Status (Read Only)

0 =Index, 1 =Data

# CPU INTERFACE REGISTER 2 (XR03)

Read/Write at I/O Address 3D7h Index 02h



#### 0 Palette Write Shadow

- 0 64310 responds to Palette Write accesses with LDEV#.
- 1 Palette Write commands are executed internally but the 64310 does not respond with LDEV#. This forces the ISA bus controller to broadcast the palette access onto the ISA bus where add-in cards may be shadowing the VGA LUT data. This is required for VL-Bus compatibility, so this bit should normally be set to 1.


#### 1 DR Register Access Enable

- 0 32-Bit DRxx register access Disabled (Default)
- 1 DRxx registers accessible at I/O port defined by XR07.
- 7-2 Reserved (0)



# MEMORY CONTROL REGISTER (XR04)

Read/Write at I/O Address 3D7h Index 04h



## **1-0** Memory Configuration

	Data Path	# of Chips	Memory Config	Total Memory
00	16-bit	4	256Kx4	1/2 MB
		1	256Kx16	1/2 MB
01	32-bit	8	256Kx4	1MB
		2	256Kx16	1MB
10	32-bit	16	256Kx4	2MB
		4	256Kx16	2MB
11	—	_	Reserved	-

#### 2 Memory Wraparound Control

This bit enables bit-17 of the CRT Controller address counter (default = 0 on reset).

- 0 Disable CRTC address counter bit-17
- 1 Enable CRTC address counter bit-17

#### 4-3 Reserved (0)

#### 5 CPU Bus FIFO Enable

- 0 Disable CPU bus FIFO (default)
- 1 Enable CPU bus FIFO

#### 6 PCI Burst Enable

- 0 Burst Disabled (default)
- 1 Burst Enabled


# 7 FIFO Depth

- 0 Bus FIFO is 8 deep (default)
- 1 Bus FIFO is 4 deep



# MEMORY CONTROL REGISTER 2 (XR05)

Read/Write at I/O Address 3D7h Index 05h



#### **3-0** Reserved (0)

#### 4 256Kx16 Access Format

- 0 2 CAS / 1 WE (default)
- 1 2 WE / 1 CAS
- 5 Reserved (0)

#### 6 VAFC Enable


- 0 VAFCDisabled(default)
- 1 VAFC Enabled. The VAFC alternate pin definitions (VRDY, VCLK, PCLK, DCLK, EVIDEO#) are in affect. The I/O driver selections in XR71 must be set to XR71[5,3:2]=0.

# 7 VAFC PCLK $\div 2$

- 0 DCLK = PCLK
- 1 DCLK = PCLK÷2 On high resolution graphics modes where the Pixel Clock (PCLK) exceeds the VAFC specified limit of 37.5MHz video pixels may be smeared horizontally to reduce the effective data rate.

#### PALETTECONTROLREGISTER(XR06)

Read/Write at I/O Address 3D7h Index 06h



#### 0 Enable External Pixel Data

This bit affects the direction of the Pixel Data Buffer (P7:0 / VID15:0) and BLANK# / KEY.

- 0 VID15:0 and KEY are inputs for live video overlay (default)
- 1 P7:0 and BLANK# are outputs used for supporting an external feature connector or external color keying.

#### 1 Disable/PowerdownInternalDAC

This bit affects the DAC analog outputs.

- 0 Enable internal DAC. DAC analog outputs (R, G, B) will be active (default)
- 1 Disable internal DAC. The DAC analog outputs (R, G, B) will be 3stated. Setting this bit forces power down of the internal DAC.

Note: See also XR01 bit-3

# 3-2 Display Mode Color Depth

- 00 4BPP / 8BPP (default)
- 01 15BPP (5-5-5) Sierra Compatible
- 10 24BPP
- 11 16BPP (5-6-5) XGA Compatible

#### 4 Video Color Key Enable

- 0 Video Overlay disabled (default)
- 1 Video Overlay on Color Key enabled


In VAFC mode this bit controls whether VRDY participates in the overlay qualification.

7–5 Reserved (0)



#### LINEAR BASE LOW REGISTER (XR08) Read/Write at I/O Address 3D7h

Index 08h



#### 5–0 Reserved (0)


#### 7–6 Low Linear Address Base (VL-Bus Only)

These 2 bits are compared to A23:22 in conbination with the High Linear Address Base for determining the base address of the linear frame buffer. This defines a 4MByte boundary within the 4 GByte address space. The upper 2MB of address space are used for memory mapped I/O. If the frame buffer is 1MB (XR04[1:0]=01) then there is memory only in the first MB beyond the address specified by the base. Accesses to non-existent memory will be accepted by the 64310 but are discarded. Similarly, if the frame buffer is 512KB (XR04[1:0]=00) then only memory accesses to the range Base - Base+512K-1 are valid.

In PCI implementations this register is not used. The PCI linear frame buffer is defined through the PCI Configuration MBASE Register. It always occupies a 4MB memory range.

## LINEARBASEHIGHREGISTER(XR09)

Read/Write at I/O Address 3D7h Index 09h




# 7–0 High Linear Address Base

These 8 bits are compared to A31:24 in combination with the Low Linear Address Base for determining the base address of the linear frame buffer.



# XRAM MODE REGISTER (XR0A)

Read/Write at I/O Address 3D7h Index 0Ah



# 0 XRAM Test Enable

- 0 XRAM normal mode (default)
- 1 XRAMRead/Write

#### 2-1 BitBlt Update Enable

- 00 No Update during BitBlt (default)
- 11 BitBlt Update Enabled

#### 3 XRAM Asynchronous Enable

- 0 XRAM not enabled (default)
- 1 XRAM enabled asynchronously

# 4 XRAM Synchronous Enable

- 0 XRAM not enabled (default)
- 1 XRAM enabled synchronously

# 5 XRAM Diagnostic 64

Must be set to zero.

# 6 Disable Upper XRAM in 2MB Modes

- 0 Upper XRAM not enabled (default)
- 1 Upper XRAM enabled


This is used in systems which have 2MB of installed frame buffer but only a single 1Mbit (256Kx4) XRAM.

#### 7 Reserved (0)



# CPU PAGING REGISTER (XR0B)

Read/Write at I/O Address 3D7h Index 0Bh



# 0 Memory Mapping Mode

- 0 Normal Mode (VGA compatible) (default on Reset)
- 1 Extended Mode (mapping for 512 KByte memory configurations)

# 1 CPU Single/Dual Mapping

- 0 CPU uses only a single map to access the extended video memory space (default on Reset)
- 1 CPU uses two maps to access the extended video memory space. The base addresses for the two maps are defined in the Low Map Register (XR10) and High Map Register (XR11).

# 2 CPU Address Divide by 4

- 0 Disable divide by 4 for CPU addresses (default on Reset)
- 1 Enable divide by 4 for CPU addresses. This allows the video memory to be accessed sequentially in mode 13. In addition, all video memory is available in mode 13 by setting this bit.
- 3 Reserved (0)

# 4 LinearAddressing

0 Standard VGA (0A0000h - 0BFFFFh) memory space decoded on-chip using A19-17 (default on Reset) 1 Linear Addressing (512K - 2MB depending on the Memory Config bits XR04[1:0]). The base address is defined by concatenating registers XR08, and XR09. The resulting 12bit address is compared to address bits A31:20. When 1MB of memory is present, A20 must = 0 (any 1MB boundary). For 2MB both A21 and A20 must be zero (any 2MB boundary).

# 5 Reserved (0)

# 6 Endian Word Swap (16 bpp Swap)

- 0 No Swap (default on Reset)
- 1 Word Lane Swapping is enabled. This forces bytes 0<-->1, and 2<-->3 to be swapped on accesses within the memory address range. This is useful in 15 and 16BPP modes on big-endian format data.


# 7 Endian Byte Swap (32 bpp Swap)

- 0 No Swap (default on Reset)
- 1 Byte Lane Swapping is enabled. This forces bytes 0<-->3, and 1<-->2 to be swapped on accesses within the memory address range. This is useful on big-endian processor based machines.



# START ADDRESS TOP REGISTER (XR0C)

Read/Write at I/O Address 3D7h Index 0Ch



#### 3–0 Start Address Top

These bits define the high order bits for the Display Start Address (see XR04 bits 1–0). Note that this is a doubleword address.

#### 4 Low Map Overflow

Contains the MSB for the Low Map Register (XR10). To map at any 4K boundary inside of a 2MByte frame buffer 9 address bits are required. This bit along with the eight bits in XR10 define a 4K boundary.

#### 5 Reserved (0)


#### 6 High Map Overflow

Contains the MSB for the High Map Register (XR11). To map at any 4K boundary inside of a 2MByte frame buffer 9 address bits are required. This bit along with the eight bits in XR11 define a 4K boundary.

# 7 Reserved (0)

# AUXILIARY OFFSET REGISTER (XR0D)

Read/Write at I/O Address 3D7h Index 0Dh



1-0 Reserved (0)

# 2 Offset Register MSB


This bit extends the addressing range to the next display line. This bit is used with the regular Offset register (CR13). It permits the byte offset to be as large as 4095 bytes between lines.

# **7-3** Reserved (0)



# TEXT MODE CONTROL REGISTER (XR0E)

Read/Write at I/O Address 3D7h Index 0Eh



#### 0 Extended Text Mode

For high resolution text modes the font data may be scrambled in Plane 2 for improved page-mode accesses.

- 0 Normal font addressing (Default)
- 1 Font scrambling enabled

#### 1 Reserved (0)

#### 2 Cursor Mode

- 0 Blinking (default on Reset)
- 1 Non-blinking


#### 3 Cursor Style

- 0 Replace (default on Reset)
- 1 Exclusive-Or

#### 7-4 Reserved (0)

# SOFTWARE FLAG REGISTER 0 (XR0F)

Read/Write at I/O Address 3D7h Index 0Fh




This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software.

7-0 Flags



# SINGLE/LOW MAP REGISTER (XR10)

Read/Write at I/O Address 3D7h Index 10h



This register effects CPU memory address mapping.


#### 7-0 Single / Low Map Base Address Bits 17-10

These bits define the base address in single map mode (XR0B[1] = 0), or the lower map base address in dual map mode (XR0B[1] = 1). The memory map starts on a 4K boundary. In case of dual mapping, this register controls the CPU window into display memory based on the contents of GR06[3:2] as follows:

<u>GR06[3:2]</u>	Low Map	Comments
00	A0000-AFFFF	
01	A0000-A7FFF	
10	B0000-B7FFF	Single mapping only
11	B8000-BFFFF	Single mapping only

#### HIGH MAP REGISTER (XR11)

Read/Write at I/O Address 3D7h Index 11h



This register effects CPU memory address mapping.

#### 7-0 High Map Base Address Bits 17-10


These bits define the Higher Map base address in dual map modes (XR0B[1] =1). The memory map starts on a 1K boundary in planar modes and on a 4K boundary in packed pixel modes. This register controls the CPU window into display memory based on the contents of GR06[3:2] as follows:

<u>GR06[3:2]</u>	Low Map	<b>Comments</b>
00	B0000-BFFFF	
01	A8000-AFFFF	
10	Don't care	Not Valid
11	Don't care	Not Valid



# **EMULATION MODE REGISTER (XR14)**

Read/Write at I/O Address 3D7h Index 14h



#### 4-0 Reserved (0)

#### 5 Vertical Retrace Status Source

This bit affects the Vertical Retrace Status read back in the Input Status Register 1[3].

- 0 Select Vertical Retrace Status to be the same as at the pin.
- 1 Select Vertical Retrace Status to be the same as seen by the CRTC.

#### 6 Reserved (0)


#### 7 Interrupt Output Function

This bit controls the function of the interrupt output pin (IRQ). For all bus interfaces:

Interrupt State	bit-7=0	bit-7=1
Disabled	3-state	3-state
Enabled, Inactive	3-state	Low
Enabled, Active	3-state	High

# WRITE PROTECT REGISTER (XR15)

Read/Write at I/O Address 3D7h Index 15h



#### **6-0 Reserved** (0)

#### 7 Write Protect AR11

Writing to AR11 is possible only if <u>both</u> this bit <u>and</u> XR15[7] are 0. This feature is used for write protection of the overscan color. This is important in order to keep application software from changing the border color while still permitting the attribute controller to be changed for the addressable portion of the display. Overscan is increasingly becoming an ergonomic requirement and this bit will ensure software compatibility.



## **VERTICAL OVERFLOW REGISTER (XR16)**

Read/Write at I/O Address 3D7h Index 16h

# D7 D6 D5 D4 D3 D2 D1 D0 Vertical Total bit 10 Vert Disp En End bit 10 Vertical Sync Start bit 10 Reserved(0) Vertical Blank Start bit 10 Reserved(0) Line Compare bit 10 Reserved(0)

This register is used in high resolution / high color graphics modes to handle vertical count values greater than is supported in the VGA register set.

#### 0 Vertical Total (Bit 10)

Extension of Vertical Total count as defined by CR06[7:0], CR07[0], and CR07[5](default = 0).

# **1** Vertical Display Enable End (Bit 10)

Extension of Vertical Display Enable count as defined by CR12[7:0], CR07[1], and CR07[6] (default = 0).

# 2 Vertical Sync Start (Bit 10)

Extension of Vertical Sync Start count as defined by CR10[7:0], CR07[2], and CR07[7] (default = 0).

#### 3 Reserved (0)

# 4 Vertical Blank Start (Bit 10)

Extension of Vertical Blank Start count as defined by CR15[7:0], CR07[3], and CR09[5] (default = 0).

# 5 Reserved (0)


# 6 Line Compare (Bit 10)

Extension of Line Compare count as defined by CR18[7:0], CR07[4], and CR09[6] (default = 0).

7 Reserved (0)

# HORIZONTALOVERFLOWREGISTER(XR17)

Read/Write at I/O Address 3D7h Index 17h



# 0 Horizontal Total (Bit 8)

Extension of Horizontal Total count as defined by CR00[7:0] (default = 0).

# 1 Horizontal Display Enable End (Bit 8)

Extension of Horizontal Display Enable count as defined by CR01[7:0] (default = 0).

# 2 Horizontal Sync Start (Bit 8)

Extension of Horizontal Sync Start count as defined by CR04[7:0] (default = 0).

# **3** Horizontal Sync End (Bit 5)

Extension of Horizontal Sync End count as defined by CR05[4:0].

#### 4 Horizontal Blank Start (Bit 8)

Extension of Horizontal Blank Start count as defined by CR02[7:0] (default = 0).

# 5 Horizontal Blank End (Bit 6)

Extension of Horizontal Blank End count as defined by CR03[4:0] and CR05[7].

# 6 Enable Overflow End Bits

The values in XR17[5,3] are only enabled for use when this bit is set.

- 0 Not involved in comparison (default)
- 1 Enabled to participate in comparison


#### 7 Half Line Compare (Bit 8)

Extension of Half Line count as defined by XR19[7:0] (default = 0).



HALF LINE REGISTER (XR19) Read/Write at I/O Address 3D7h

Read/Write at I/O Address 3D7h Index 19h




#### 7-0 CRT Half-line Value

In CRT interlaced video mode this value is used to generate the 'half-line compare' signal that controls the positioning of the VSync for odd frames.



# VIDEO INTERFACE REGISTER (XR28)

Read/Write at I/O Address 3D7h Index 28h



#### 0 BLANK#/Display Enable Polarity

This bit controls the polarity of the BLANK# pin.

0 Negative polarity (default on Reset)1 Positive polarity

#### 1 BLANK#/Display Enable Select

- 0 BLANK# pin outputs BLANK# (default on reset)
- 1 BLANK# pin outputs Display Enable
- Note: The signal polarity selected by XR28[0] is applicable for either selection.

# 2 Shut Off Video

This bit is effective in CRT modes during horizontal / vertical blank time. This bit should be set properly when using CRT displays which look at video signals during blank time. It has no effect on displays that ignore video signals during blank time. This bit is also ignored when the screen is blanked.

- 0 When the screen is not blanked, video is forced to the border / overscan color (AR11) during blank time (default on Reset)
- 1 When the screen is not blanked, video is forced to 0.

#### 3 Reserved (R/W)

This bit is implemented as a read/write bit but has no internal hardware function.

#### 4 Wide Video Path

This bit doubles the values in all horizontal CRTC registers.

- 0 4-bit video data path (default on reset)
- 1 8-bit video data path (horizontal pixel panning is controlled by XR28[6])

Note: GR05[5] must be 0 if this bit is set

#### 5 Interlace Video

This bit is effective only for CRT graphics mode. In interlace mode XR19 holds the half-line positioning of VSync for odd frames.

- 0 Non-interlaced video (default on reset)
- 1 Interlacedvideo

#### 6 Wide Video Pixel Panning

This bit is effective when the wide video data path is selected (XR28[4] = 1 and AR10[6] = 1).

- 0 AR13[2:1] are used to control pixel panning (default on Reset)
- 1 AR13[2:0] are used to control pixel panning

#### 7 Reserved (R/W)


This bit is implemented as a read/write bit but has no internal hardware function.





## **SOFTWARE FLAGS REGISTER 1 (XR2B)** *Read/Write at I/O Address 3D7h*

Read/Write at I/O Address 3D7h Index 2Bh




## 7-0 Software Flags

These bits are used by CHIPS software device drivers.



## **CLOCK DIVIDE CONTROL REGISTER (XR30)**

Read/Write at I/O Address 3D7h Index 30h



Three clock data ports (XR30-XR32) may be used to program loop parameters for loading into either the "memory" or "video" clock synthesizers. There are two sets of programmable registers, one for the Memory clock VCO and one for the Video clock VCO. The VCO currently selected for programming is determined by the Clock Register Program Pointer (XR33[5]).

The data written to these registers is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data must be written to these registers in sequence: first XR30, then XR31, and finally XR32. The completion of the write to XR32 causes data from all three registers to be transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

### 0 Reference Divisor Select

Selects the reference pre-scale factor:

- 0 Divide by 4
- 1 Divide by 1

### 3-1 Post Divisor Select


Selects the post-divide factor:

- 000 Divide by 1
- 001 Divide by 2
- 010 Divide by 4
- 011 Divide by 8
- 100 Divide by 16
- 101 Divide by 32
- 110 reserved -
- 111 reserved -

7-4 Reserved (0)

## **CLOCK M-DIVISOR REGISTER (XR31)**

Read/Write at I/O Address 3D7h Index 31h



Three clock data ports (XR30-XR32) may be used to program loop parameters for loading into either the "memory" or "video" clock synthesizers. There are two sets of programmable registers, one for the Memory clock VCO and one for the Video clock VCO. The VCO currently selected for programming is determined by the Clock Register Program Pointer (XR33[5]).

The data written to these registers is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data must be written to these registers in sequence: first XR30, then XR31, and finally XR32. The completion of the write to XR32 causes data from all three registers to be transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

## 6-0 VCO M-Divisor


Programmed Value = Calculated Value - 2

7 Reserved (0)



## CLOCK N-DIVISOR REGISTER (XR32)

Read/Write at I/O Address 3D7h Index 32h



Three clock data ports (XR30-XR32) may be used to program loop parameters for loading into either the "memory" or "video" clock synthesizers. There are two sets of programmable registers, one for the Memory clock VCO and one for the Video clock VCO. The VCO currently selected for programming is determined by the Clock Register Program Pointer (XR33[5]).

The data written to these registers is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data must be written to these registers in sequence: first XR30, then XR31, and finally XR32. The completion of the write to XR32 causes data from all three registers to be transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.


### 6-0 VCO N-Divisor

Programmed Value = Calculated Value - 2

7 Reserved (0)

## CLOCK CONTROL REGISTER (XR33)

Read/Write at I/O Address 3D7h Index 33h



## 0 VCLK VCO Enable

- 0 VCLKVCODisabled
- 1 VCLKVCOEnabled(Default)

This bit is only effective if XR01[4] = 1.

## 1 MCLK VCO Enable

- 0 MCLKVCODisabled
- 1 MCLKVCOEnabled(Default)

This bit is only effective if XR01[4] = 1.

## 2 OSC Enable

- 0 OSCDisabled
- 1 OSCEnabled (Default)

This bit is only effective if XR01[5] = 1.

## 3 Reserved (0)

### 4 PCLK Equals MCLK

For situations where VCLK and MCLK must be synchronous, the VCLK VCO may be shut down and MCLK may be routed to PCLK.

- 0 PCLK equals VCLK (default)
- 1 PCLK equals MCLK

## 5 Clock Register Program Pointer

This bit determines which VCO is being programmed. Following a write to XR32 the data contained in XR30:32 is synchronously transferred to the appropriate VCO counter latch.


- 0 VCLKVCO selected
- 1 MCLKVCO selected

7–6 Reserved (0)



## COLOR KEY COMPARE DATA 0 (XR3A)

Read/Write at I/O Address 3D7h Index 3Ah




## 7-0 Color Compare Data 0

These bits are compared to the least significant 8 bits of the background video stream (64310 memory data). If a match occurs on all enabled bits (see Color Compare Mask Register XR3D) and the key is enabled (XR06[4]), external video is sent to the screen. External video is input on RGB15:0 pins. There may also be an external key qualifier input on GPIO enabled by XR72[3]. The logical masking and compare operations are described in the functional description.

The color comparison occurs before the RAMDAC. In 4BPP and 8BPP modes using palette LUT data, the LUT index is used in the comparison, not the 18BPP LUT data.

## COLOR KEY COMPARE DATA 1 (XR3B)

Read/Write at I/O Address 3D7h Index 3Bh




## 7-0 Color Compare Data 1

These bits are compared to bits 15:8 of the background video stream (64310 memory data). If a match occurs on all enabled bits (see Color Compare Mask Register XR3D) and the key is enabled (XR06[4]), external video is sent to the screen. External video is input on RGB15:0 pins. There may also be an external key qualifier input on GPIO enabled by XR72[3]. The logical masking and compare operations are described in the functional description. This register should be masked from participating in the comparison in 4BPP and 8BPP modes. This is accomplished by setting Color Mask Register 1 (XR3E) = 0FFh.



## COLOR KEY COMPARE DATA 2 (XR3C)

Read/Write at I/O Address 3D7h Index 3Ch




## 7-0 Color Compare Data 2

These bits are compared to bits 23:16 of the background video stream (64310 memory data). If a match occurs on all enabled bits (see Color Compare Mask Register XR3D) and the key is enabled (XR06[4]), external video is sent to the screen. External video is input on RGB15:0 pins. There may also be an external key qualifier input on GPIO enabled by XR72[3]. The logical masking and compare operations are described in the functional description. This register should be masked from participating in the comparison in 4BPP, 8BPP and 16BPP modes. It should only be used in 24BPP modes. This is accomplished by setting Color Mask Register 2 ( $\hat{X}R3F$ ) = 0FFh.

COLOR KEY COMPARE MASK 0 (XR3D)

Read/Write at I/O Address 3D7h Index 3Dh



## 7-0 Color Compare Mask 0


This register is used to select which bits of the background video data stream (64310 memory data) are used in the comparison with the Color Compare Data 23:0. This register controls bits 7:0.

- 0 Data does participate in compare operation
- 1 Data does not participate in compare operation(masked)



## COLOR KEY COMPARE MASK 1 (XR3E) Read/Write at I/O Address 3D7h

Index 3Eh




## 7-0 Color Compare Mask 1

This register is used to select which bits of the background video data stream (64310 memory data) are used in the comparison with the Color Compare Data 23:0. This register controls bits 7:0.

- 0 Data does participate in compare operation
- 1 Data does not participate in compare operation(masked)

COLOR KEY COMPARE MASK 2 (XR3F)

Read/Write at I/O Address 3D7h Index 3Fh



## 7-0 Color Compare Mask 2


This register is used to select which bits of the background video data stream (64310 memory data) are used in the comparison with the Color Compare Data 23:0. This register controls bits 7:0.

- 0 Data does participate in compare operation
- 1 Data does not participate in compare operation(masked)



## BITBLT CONFIG REGISTER (XR40)

Read/Write at I/O Address 3D7h Index 40h



## 1–0 BitBlt Draw Mode


The 64310 supports two color depths in its drawing engine:

- 00 Reserved
- 01 8BPP
- 10 16BPP
- 11 Reserved
- Note: 24BPP is handled in 8BPP mode. There is no nibble mode access for 4BPP modes.
- 7–2 Reserved (0)



## SOFTWARE FLAG REGISTER 2 (XR44)

Read/Write at I/O Address 3D7h Index 44h




This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software.

## 7-0 Flags

## **REFRESH CONTROL REGISTER (XR52)**

Read/Write at I/O Address 3D7h Index 52h



## 2-0 VGA Refresh

Standard VGA modes perform 3 or 5 memory refresh cycles at the end of each scan line. The 64310 supports a wider range of horizontal scan frequencies than the original VGA modes. For performance optimization the number of refresh cycles performed per line may be optimized:


- 000 Default
- 001 1 Refresh cycle per scan line
- 010 2 Refresh cycles per scan line
- 011 3 Refresh cycles per scan line
- 100 4 Refresh cycles per scan line
- 101 5 Refresh cycles per scan line
- 110 Illegal
- 111 Illegal

## **7-3** Reserved (0)



## GPIO CONTROL REGISTER (XR71)

Read/Write at I/O Address 3D7h Index 71h



## **1-0** Reserved (0)

## **3-2 GPOE**

This register controls the direction (input / output) of the respective GPIO pins.

- 0 GPIO pin is an input (default)
- 1 GPIO pin is an output

If the IBM standard feature connector is enabled (XR73[4]=1) bits GPIO3:2 become alternate fixed function inputs (EVIDEO# and ESYNC#). XR71[3:2] must be set to the input state.

### 4 Reserved (0)

**7-5 GPOE** 

This register controls the direction (input / output) of the respective GPIO pins.


- 0 GPIO pin is an input (default)
- 1 GPIO pin is an output

If the IBM standard feature connector is enabled (XR73[5]=1) bits GPIO5 becomes an alternate fixed function input (ECLK#). XR71[5] must be set to the input state.

If XR01[4] is cleared on reset (external clock synthesizer selected) then GPOE 7:6 have no effect. General purpose bits GPIO 7:6 become CLKSEL1:0 and output the contents of MSR[3:2].

## GPIO DATA REGISTER (XR72)

Read/Write at I/O Address 3D7h Index 72h



## 1-0 Reserved (0)

## 3-2 GPIO

The data written to this register is latched and output on the respective GPIO pins. A read to this register always yields the data present on the respective GPIO pin regardless of its function. This is not necessarily the data which was last written to this register as some of the pins may be in input mode (see XR71) or may be defined as their alternate function (see XR73 and XR01).

When the IBM standard feature connector is enabled (XR73[5]=1) GPIO bits 3:2 become alternate fixed function inputs (EVIDEO# and ESYNC#).

## 4 Reserved (0)

## 7-5 GPIO

The data written to this register is latched and output on the respective GPIO pins. A read to this register always yields the data present on the respective GPIO pin regardless of its function. This is not necessarily the data which was last written to this register as some of the pins may be in input mode (see XR71) or may be defined as their alternate function (see XR73 and XR01).


When the IBM standard feature connector is enabled (XR73[5]=1) GPIO bit 5 becomes an alternate fixed function input (ECLK#).

Similarly when an external clock synthesizer is selected (XR01[4]=0) GPIO[7:6] become clock select outputs CLKSEL1:0 (MSR3:2).



## MISC CONTROL REGISTER (XR73)

Read/Write at I/O Address 3D7h Index 73h



## 0 HSYNC Data

If bit-1 of this register (XR73[1]) is programmed to 1, the state of this bit (XR73[0]) will be output on the HSYNC pin. This may be used in advanced monitor detection and monitor power-down schemes.

## 1 HSYNC Control

Determines whether XR73[0] or internal CRTC horizontal sync information is output on HSYNC pin 125.

- 0 CRTC HSYNC is output (Default)
- 1 XR73[0] is output

### 2 VSYNC Data

If bit-3 of this register (XR73[3]) is programmed to 1, the state of this bit (XR73[2]) will be output on the VSYNC pin. This may be used in advanced monitor detection and monitor power-down schemes.

## **3 VSYNC Control**

Determines whether XR73[2] or internal CRTC vertical sync information is output on VSYNC pin 126.

- 0 CRTC VSYNC is output (Default)
- 1 XR73[2] is output

4 Reserved (0)

## 5 Standard Feature Connector Enable

- 0 Feature connector is not enabled. GPIO5, 3:2 are general purpose I/O pins. (default)
- 1 Feature Connector control pin functionality is enabled on GPIO pins 5, and 3:2. This bit must be set before the pixel data is enabled via XR06[0].

### 6 External Color Key Enable

- 0 Color Key input does not participate in color compare (default)
- 1 Color Key input must be valid (active high) to qualify live video. This may be used to define the rectangular window within which color matching will occur and permits other open windows to use the overlay color.


## 7 ROMCS# Write Access

- 0 ROMCS# is active only during read accesses to the memory range 00C0000 - 00C7FFFh. (Default)
- 1 ROMCS# is active for both reads and writes to the memory address range 00C0000 - 00C7FFFh. This may be used for programming Flash ROM devices.



## **CONFIGURATION REGISTER 2 (XR74)**

Read/Write at I/O Address 3D7h Index 74h




## 7-0 Reserved (0)

In the 64300 this register contained additional configuration information not required by the 64310.

## SOFTWARE FLAG REGISTER 3 (XR75)

Read/Write at I/O Address 3D7h Index 75h




This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software.

7-0 Software Flags



## TEST INDEX REGISTER (XR7A)

Read/Write at I/O Address 3D7h Index 7Ah




### 7-0 Test Index

These bits contain an index to test functions. Currently defined test functions are:

Index	<b>Function</b>
00h	Reserved
01h	CRC Signature Analysis
02h-0FFh	Reserved

## CRC CONTROL REGISTER (XR7B)

Read/Write at I/O Address 3D7h Index 7Bh, Test Index 01h (XR7A)



This register is defined to operate as follows when the test index (XR7A) contains 01h:

### 1-0 Video Data Select

These bits select data for input to the CRC generation logic.

- 00 Red Video Data [R7:0] before DAC output
- 01 Green Video Data [G7:0] before DAC output

- 10 Blue Video Data [B7:0] before DAC output
- 11 Control Data (VSYNC, HSYNC, Blank, Internal Display, Enable, 0, 0, 0, 0)

## 3-2 CRC Qualification

The first VSYNC triggers the CRC to take data and the second VSYNC stops taking data. In between, the CRC may be programmed to only accept data under certain conditions:

- 00 Take all data
- 01 Take data when not blank (DE + Overscan)
- 10 Take data when DE is active
- 11 Take data in PC Video window only

## 5-4 CRC Data Select

These bits select data for readout in the CRC Data Register (XR7C)

- 00 CRC [7:0]
- 01 CRC [15:8]
- 10 0 and CRC [22:16]
- 11 00h

## 6 CRC Arm

Setting this bit to 1 arms CRC generation to start after the next VSYNC and stop after the VSYNC following that. When the CRC value is being read out, this bit should not be cleared until the entire value is read. This bit is reset to 0.


## 7 CRC Status (R/O)

This bit reads back as 1 when CRC ARM=1 and accumulation of CRC data has been completed. This bit is 0 while CRC data is being generated or if CRC ARM=0. CRC data should only be read while this bit is 1. This bit is 0 after reset.



## CRC DATA REGISTER (XR7C)

Read Only at I/O Address 3D7h Index 7Ch, Test Index 01h (XR7A)




## 7–0 CRC Data (R/O)

These bits are used to read back the CRC data value as selected by CRC Control Register (XR7B) bits 5-4 (CRC Data Select).



## **DIAGNOSTIC REGISTER (XR7D)** *Read/Write at I/O Address 3D7h*

Read/Write at I/O Address 3D7h Index 7Dh




### 7–0 Reserved (0)

*WARNING:* Software should never read or write this register.

## **DIAGNOSTIC REGISTER (XR7F)** *Read/Write at I/O Address 3D7h*

Read/Write at I/O Address 3D7h Index 7Fh



## **7–0** Reserved (0)

**WARNING:** Software should never read or write this register.



## **32-Bit Registers**

Register	Register	Extension			I/O	State After	
Mnemoni	CGroup	Register Name	Access	Туре	Address	Reset	Page
DR00	BitBlt	BitBlt Offset	16/32-bit	R/W	83D0-3	xxxx xxxxxxxxxxxx xxxxxxxx	122
DR01	BitBlt	BitBlt Pattern ROP	16/32-bit	R/W	87D0-3		122
DR02	BitBlt	BitBlt BG Color	16/32-bit	R/W	8BD0-3	xxxxxxx xxxxxxx xxxxxx xxxxxx xxxxxx	123
DR03	BitBlt	BitBlt FG Color	16/32-bit	R/W	8FD0-3	xxxxxxx xxxxxxx xxxxxx xxxxxx xxxxxx	123
DR04	BitBlt	BitBlt Control	16/32-bit	R/W	93D0-3	0xxxx xxxxxx xxxxx xxxxx	124
DR05	BitBlt	BitBlt Source	16/32-bit	R/W	97D0-3		125
DR06	BitBlt	BitBlt Destination	16/32-bit	R/W	9BD0-3		126
DR07	BitBlt	BitBlt Command	16/32-bit	R/W	9FD0-3	xxxx xxxxxxxx	126
DR08	Cursor	Cursor Control	16/32-bit	R/W	A3D0-3	0 00000	127
DR09	Cursor	Cursor Color	16/32-bit	R/W	A7D0-3	xxxxxxx xxxxxxx xxxxxx xxxxxx xxxxxx	128
DR0B	Cursor	Cursor Position	16/32-bit	R/W	AFD0-3	x x x x x x x x x x x x x x x x	129
DR0C	Cursor	Cursor Base Address	16/32-bit	R/W	B3D0-3		130


x = Not changed by RESET (indeterminate on power-up) d = Set from the corresponding pin on falling edge of RESET 0/1 = Reset to 0 or 1 by falling edge of RESET Reset Codes:

- = Not implemented (always reads 0)
   = Not implemented (read/write, reset to 0)
   r = Chip revision # (starting from 0000)



## BITBLT OFFSET REGISTER (DR00)

Write at I/O Address 83D0–83D3h Read at I/O Address 83D0–83D3h Word or DoubleWord Accessible



### 11–0 Source Offset

This value is added to the start address of the Source BitBlt to calculate the starting position for the next line.

During Monochrome System to Screen transfers (e.g. font expansion) the 2 LSBs are added to the final byte offset at the end of each scan line. This determines the first valid byte in the first doubleword transferred on the next line. The first valid byte on the first bitblt line is set by the 2 LSBs of the Source Address Register (DR05).

## 15–12 Reserved (0)


### 27–16 Destination Offset

This value is added to the start address of the Destination BitBlt to calculate the starting position for the next line.

### 31-28 Reserved (0)

## BITBLT PATTERN ROP REGISTER (DR01)

Write at I/O Address 87D0–87D3h Read at I/O Address 87D0–87D3h Word or DoubleWord Accessible



## 20–0 Pattern Pointer

Address of Pattern Size - aligned 8 Pixel x 8 line pattern. For an 8BPP pattern (occupying 8 bits / pixel \* 8 pixels / line \* 8 lines / pattern) the pattern must be aligned on a 64 byte (16 DWord) boundary. For a 16BPP pattern (occupying 16bits / pixel \* 8 pixels / line \* 8 lines / pattern) the pattern must be aligned on a 128byte (32 DWord) boundary. For monochrome patterns (1 Bit / pixel \* 8 pixels / line \* 8 lines / pattern) the pattern must be aligned on an 8 byte (2 DWord) boundary. The lower bits of the Pattern Pointer are read/write, however the Drawing Engine forces them to zero for drawing operations.


### 31-21 Reserved (0)

Warning: Do not read this register while a BitBlt is active.



# BITBLT BACKGROUND COLOR REGISTER (DR02)

Write at I/O Address 8BD0–8BD3h Read at I/O Address 8BD0–8BD3h Word or DoubleWord Accessible



## 15-0 Background Color

This register contains the background color data used during opaque mono-color expansions.


All 16 bits must be written regardless of pixel depth. If the drawing engine is operating at 8BPP, then the same data should be duplicated in bits 15:8 and 7:0.

### 31–16 Reserved

Returns contents of bits 15:0 when read

#### BITBLT FOREGROUND COLOR REGISTER (DR03)

Write at I/O Address 8FD0–8FD3h Read at I/O Address 8FD0–8FD3h Word or DoubleWord Accessible



## 15–0 Foreground/SolidColor

This register contains the color data used during solid paint operations. It also is used as the foreground color during mono-color expansions.

All 16 bits must be written regardless of pixel depth. If the drawing engine is operating at 8BPP, then the same data should be duplicated in bits 15:8 and 7:0.


## 31-16 Reserved

Returns contents of bits 15:0 when read



## BITBLT CONTROL REGISTER (DR04)

Write at I/O Address 93D0–93D3h Read at I/O Address 93D0–93D3h Word or DoubleWord Accessible



## 7–0 ROP

Raster Operation as defined by Microsoft Windows. All logical operations of Source, Pattern, and Destination Data are supported.

## 8 INC\_Y

Determines Y-direction for BitBLT

- 0 = Decrement(Bottom to Top)
- 1 = Increment(Top to Bottom)
- 9 INC\_X

Determines X-direction for BitBLT

- 0 = Decrement(Right to Left)
- 1 = Increment(Left to Right)

### 10 Source Data

Selects variable data or color register data for the source:

- 1 =Source is FG Color Reg (DR03)
- 0 =Source data selected by DR04[14].

### 11 Source Depth

Selects between monochrome and color source data. This allows BitBlts to either transfer source data directly to the screen, or perform a font expansion (INC\_X=1 only):

- 0 = Source is Color
- 1 = Source is Mono (Font expansion)

## 12 Pattern Depth

Selects between monochrome and color pattern data. This allows the pattern register to operate either as a full pixel depth 8x8 pattern for use by the ROP, or as an 8x8 monochromepattern:

- 0 = Pattern is Color
- 1 = Pattern is Monochrome

### 13 Background

The 64310 supports both transparent and opaque backgrounds for monochrome patterns and font expansion:

- 0 = Background is Opaque
  - (Background Color Register DR02)
- 1 = Background is Transparent (Unchanged)

## 15–14 BitBlt Source

The 64310 supports only its video frame buffer as the destination for BitBlt operations. The Source may be either the video frame buffer or system memory (CPU) as follows:

### 15 14 BitBlt Source --> Dest

0	0	Screen —> Screen (Dest)
---	---	-------------------------

- 0 1 System ---> Screen (Dest)
- 1 0 Reserved
- 1 1 Reserved

### 18–16 Pattern Seed

Determines the starting row of the 8x8 pattern for the current BitBlt. A pattern is typically required to be destination aligned. The 64310 can determine the x-alignment from the destination address however the yalignment must be generated by the programmer. These three bits determine which row of the pattern is output on the first line of the BitBlt. Incrementing and decrementing are controlled by bit DR04[8].

### 19 Solid Pattern

- 0 = Bitmap Pattern
- 1 =Solid Pattern (Brush)

## 20 BitBlt Status (Read Only)

- 0 = BitBltEngineIdle
- 1 = BitBlt Active Do not write BitBlt registers

## 23-21 Reserved (0)

(Continued on Following Page)



### Continued from Previous Page:

#### 27-24 Buffer Status


Number of DWords that can be written to the chip.

$\begin{array}{rcl} 0000 & = \\ 0001 & = \\ 0010 & = \end{array}$	Buffer Full 1 Space available in queue 2 Spaces available in queue
$\dot{1}110 = 11111 =$	14 Spaces available in queue 15 Spaces available in queue

#### **31-25 Reserved (0)**

## BITBLT SOURCE REGISTER (DR05)

Write at I/O Address 97D0–97D3h Read at I/O Address 97D0–97D3h Word or DoubleWord Accessible



## 20–0 Source Address

Address of Byte aligned source block. During Monochrome System to Screen transfers (e.g. font expansion) the 2 LSBs determine the first valid byte on the first bitblt line. The first valid byte on subsequent lines are determined by adding the 2 LSBs of the Source Offset (DR00) to the final byte offset at the end of each scan line.


### **31–21 Reserved** (0)

Warning: Do not read this register while a BitBlt is active.



## **BITBLT DESTINATION REGISTER (DR06)**

Write at I/O Address 9BD0–9BD3h Read at I/O Address 9BD0–9BD3h Word or DoubleWord Accessible



### 20–0 Destination Address


Address of Byte aligned destination block.

### 31-21 Reserved (0)

Warning: Do not read this register while a BitBlt is active.

## **BITBLT COMMAND REGISTER (DR07)**

Write at I/O Address 9FD0–9FD3h Read at I/O Address 9FD0–9FD3h Word or DoubleWord Accessible



## 11–0 Bytes Per Line

Number of bytes to be transferred per line

- 15–12 Reserved (0)
- 27-16 Lines Per Block

Height in lines of the block to be transferred


31-28 Reserved (0)

Warning: Do not attempt to perform a CPU read/write to display memory while a BitBlt is active.



## CURSOR CONTROL REGISTER (DR08)

Write at I/O Address A3D0–A3D3h Read at I/O Address A3D0–A3D3h Word or DoubleWord Accessible



#### 1-0 Cursor Enable

This bit enables the hardware cursor. The cursor will be enabled/disabled in the frame following the current active frame (synchronized to vertical blank).

- 00 BothDisabled
- 01 32x32 Cursor Enable
- 10 64x64 Cursor Enable
- 11 Illegal/Reserved

#### 4–2 Reserved (R/W)

Must be programmed to 0.

#### 5 Upper Left Corner (ULC) Select

The cursor is set relative to either the Upper Left Corner (ULC) of the active display or of the overscan region. When set relative to the active display (BLANK#) the cursor can be positioned in the overscan area. When relative to Display Enable, the cursor can not be positioned in the overscan region. All x,y positioning is relative to the selected ULC.

- 0 ULC is BLANK#
- 1 ULC is Display Enable

### 7-6 Test (0)

Must be programmed to 0.


### 31-8 Reserved (0)

Refer to the Functional Description section of this document for additional information on programming of the Hardware Cursor feature.



## CURSOR COLOR REGISTER (DR09)

Write at I/O Address A7D0–A7D3h Read at I/O Address A7D0–A7D3h Word or DoubleWord Accessible



Cursor Colors 0 and 1 are 16-bit color values consisting of 5 bits of Red, 6 bits of Green, and 5 bits of Blue. Colors 0 and 1 may be accessed either as two 16-bit registers or as a single 32-bit register. A write to this register immediately affects the cursor color displayed.

### 4–0 CC0-Blue

Cursor Color 0 Blue value

### 10-5 CC0-Green

Cursor Color 0 Green value

### 15-11 CC0-Red

Cursor Color 0 Red value

## 20-16 CC1-Blue

Cursor Color 1 Blue value

## 26-21 CC1-Green

Cursor Color 1 Green value


### 31–27 CC1-Red

Cursor Color 1 Red value



## CURSOR POSITION REGISTER (DR0B)

Write at I/O Address AFD0–AFD3h Read at I/O Address AFD0–AFD3h Word or DoubleWord Accessible



### 10–0 X Offset

Cursor X-position. The cursor position is calculated as the signed offset (in pixels) between the Upper Left Corner (ULC) of the screen (as defined by BLANK# and DR08[5]) and the Upper Left Corner of the cursor. X Offset is the magnitude portion of the signed offset of the cursor position in the horizontal axis. This magnitude in combination with the X SIGN bit (15) form the signed offset of the cursor in the X direction.

The X OFFSET and X SIGN may be written as a 16-bit quantity with bits 14-11 ignored. Note that X OFFSET is a positive quantity. This is not a 2's complement representation.

The range for the ULC of the cursor is:

-2047 <= X-Position <= 2047

### 14-11 Reserved (0)

### 15 X Sign

Sign associated with the X OFFSET magnitude which together form the signed offset of the cursor in the X direction.

#### 26-16 Y Offset

Cursor Y-position. The cursor position is calculated as the signed offset (in pixels) between the Upper Left Corner (ULC) of the screen (as defined by BLANK# and DR08[5]) and the Upper Left Corner of the cursor. Y Offset is the magnitude portion of the signed offset of the cursor position in the vertical axis. This magnitude in combination with the Y SIGN bit (31) form the signed offset of the cursor in the Y direction.

The Y OFFSET and Y SIGN may be written as a 16-bit quantity with bits 30-27 ignored. Note that Y OFFSET is a positive quantity. This is not a 2's complement representation.

The range for the ULC of the cursor is:

-2047 <= Y-Position <= 2047

#### 30-27 Reserved (0)

#### 31 Y Sign


Sign associated with the Y OFFSET magnitude which together form the signed offset of the cursor in the Y direction.

In pop-up menu mode negative values are not supported.



## CURSOR BASE ADDRESS (DR0C)

Write at I/O Address B3D0–B3D3h Read at I/O Address B3D0–B3D3h Word or DoubleWord Accessible



## 9–0 Reserved (0)

#### 20–10 Base Address

Base address for cursor data in display memory. The cursor data must be loaded at a 1K boundary in off-screen memory.

### **31–21 Reserved (0)**

Refer to the Functional Description section of this document for additional information on programming of the Hardware Cursor feature.



## System Interface

### **Functional Blocks**

The 64310 contains 5 major functional blocks including the standard VGA core (Sequencer, Attribute controller, Graphics Controller, and CRT Controller), a BitBlt engine, Hardware Cursor, Palette DAC, and Clock Synthesizer. There are also other subsystems such as the bus and memory interfaces which are transparent to both the user and software programmer. While in standard VGA modes only the VGA core, Palette DAC, and clock synthesizer are active. The 64310 is 100% register level compatible with the IBM VGA.

### **Bus Interface**

Two major buses are directly supported by the 64310: Peripheral Component Interconnect (PCI), and VESA Local Bus (VL-BUS). Direct interfaces to popular 80486SX, 80486DX and 80486DX2 processors are also supported.

## **PCI Interface**

The 64310 operates as a 32-bit target device on the PCI bus. It complies with all of the configuration and electrical requirements of the PCI specification. There is only one load per pin required to implement a PCI video subsystem. The bus pin interface is per the PCI specification with the exception of error signalling pins (SERR# and PERR#) which are not required by VGA devices. A ROM of up to 256K Bytes may be placed behind the memory data bus. The 64310 occupies a 4MB block of memory address space as well as the 128K in the lower 1MB (from 0A0000-0BFFFh for VGA compatibility). The DR registers are memory mapped into the upper 2MB of the 4MB address space. The display memory occupies the lower 2MB. Burst accesses are supported on the PCI bus.

### **VL-Bus Interface**

The 64310 operates as a 32-bit target on the VL-Bus. It has an optimized direct pin-to-pin connection for all VL-Bus signals to eliminate external components. All 32 bits of address are decoded permitting location of the linear frame buffer on any 4MB boundary within the available 4GByte address space. The 64310 will operate in all VL-Bus 2.0 specification compatible buses up to and including 50MHz bus operation. Burst cycles are not supported.

The VGA ROM is supported via the ISA bus connector. When a VL-Bus memory cycle occurs in the VGA ROM range the 64310 exerts ROMCS# to signal that the next ISA bus cycle will be an SMEMR# or SMEMW# to the ROM. The end of the cycle is monitored on the VL-Bus by the 64310 at which time it deactivates ROMCS#. This is necessary for VL-Bus add-in devices which have a ROM BIOS on the card. For motherboard VL-Bus designs it is common to integrate the VGA BIOS into the system BIOS. Leaving ROMCS# unconnected in this case causes no harm since the 64310 does not respond to the cycle with LDEV# or LRDY# in any event.

For motherboard implementations the 64310 may be disabled by software when another VGA device is plugged in to an expansion slot. The second VGA card may be detected by the system BIOS during boot allowing it to disable the 64310. This eliminates the need for any jumpers on the motherboard. See XR01[3] for details on the software disable feature.

#### **Direct Processor Interface**

The 64310 can interface directly to a 32-bit processor. Its non-multiplexed 32-bit address bus makes it simple to connect to the CPU. On valid 64310 accesses it will generate LDEV# which the system logic controller should be monitoring. This interface is essentially the same as the VL-Bus interface.



## **Display Memory Interface**

## Memory Architecture

The 64310 is designed to use 256K x 4 and 256K x 16 DRAMs only. Fast page mode and CAS Only Refresh features are required. The 64310 implements a 32-bit wide data bus. This bus is called the memory data bus and the pins are labelled MxDy where x = 16-bit DRAM interface (A-B) and y = bit (0-15). In 1MB/2MB interfaces, MAD7:0 corresponds to Plane 0, MAD15:8 to Plane 1, MBD7:0 to Plane 2, and MBD15:8 to Plane 3.

The 64310 can operate in planar, packed pixel, or odd/even chain modes.


The 64310 supports 512K, 1MB, and 2MB configurations using 256Kx4 or 256Kx16 DRAMs. Both the dual-CAS# and dual-WE# types of 256Kx16 DRAMs are supported. It is possible for the BIOS to test the DRAMs to detect which flavor is being used.

The 64310 can generate Page Mode Read, Page Mode Write, Page Mode Read-Modify-Write, and CAS-Only Refresh cycles. It is optimized for 40ns page mode cycles but is flexible and can be tuned for any speed DRAM.

Configuration initialization data is latched from memory data pins MAD15:0 during reset. These bits are readable in XR01[7:0] and XR74[7:0]. Currently only XR01 contains information used to configure the 64310 hardware. XR74 is left to the user for software customization.

## XRAM Video Cache

The 64310 supports an optional accelerator memory (one 256Kx4 DRAM for each bank of installed memory). A portion of the memory address bus is shared between the display memory and the accelerator memory. There are separate control signals for display memory and the accelerator memory.








## **Color Palette**

The 64310 integrates a VGA compatible triple 6-bit LUT and high speed 6/8-bit DACs. Additionally the internal RAMDAC supports true color bypass modes displaying color depths of up to 24BPP (8-8-8). The palette DAC can switch between true color data and LUT data on a pixel by pixel basis. Thus, video overlays may be any arbitrary shape and can lie on any pixel boundary. The hardware cursor is also a true color bitmap which may overlay both video and graphics on any pixel boundary.

The internal palette DAC register I/O addresses and functionality are 100% compatible with the VGA standard. In all bus interfaces the palette DAC automatically controls accesses to its registers to avoid data overrun. This is accomplished by delaying RDY# for VL-Bus and TRDY# for PCI bus interfaces until the palette is ready to read or write data. For compatibility with the PCI and VL-Bus Specifications (Palette Shadowing) the 64310 may be disabled from responding to palette writes (although it will perform them) so that an adapter card on a slow (e.g. ISA) bus which is shadowing the palette LUT may see the access. The 64310 must always respond to palette read accesses so it is still possible for the shadowing adapter to become out of phase with the internal modulo-3 RGB pointer. It is presumed that this will not be a problem with wellbehaved software.

Extended RAMDAC display modes are selected in the Palette Control Register (XR06). Two 16BPP formats are supported: 5-5-5 Targa format and 5-6-5 XGA format. The internal RAMDAC may also be disabled/powered down via the Palette Control Register (XR06). When in power-down mode the DAC current outputs are shut off, but palette data is retained.






## **PCB Layout Considerations**

The 64310 integrates a true color RAMDAC plus an internal voltage reference. Similar to the requirements of a stand-alone RAMDAC, isolation of the analog power supply is extremely important. Noise injected into the voltage reference on AGND or into the AVCC input may be directly coupled onto the analog outputs.

The analog power source, AVCC, should be isolated from the digital power plane through a ferrite bead or inductor as shown below. High frequency decoupling capacitors ( $0.1\mu$ F,  $0.001\mu$ F) are placed as close to the AVCC pin (64310 pin 100) as possible. All level setting resistors including RSET and the video parallel terminating resistors (150) are referenced to analog ground, AGND. Analog ground and digital ground are connected either at a single node or via a ferrite bead/inductor for improved isolation. This connection point should be as close to the 64310 as possible (preferably within 1cm.) Successful board layout should pay close attention to grounding strategy, isolating digital grounds from analog grounds. The 64310 contains two main analog grounds, one for the internal clock generator (CGND) and one for the internal RAMDAC (AGND, RGND). Isolation of analog grounds from digital grounds is maintained through use of analog ground planes. The analog ground planes are constructed from "ground-islands" cutting into the ground plane (one each for CGND and AGND) to isolate analog return paths from digital ground. Isolating analog ground from digital ground avoids high frequency ground currents or ground loops from occurring thus preventing the coupling of digital noise into the analog circuitry. To avoid ground loops the RAMDAC analog grounds connect at only one point. This connection point is placed adjacent to the 64310 AGND pin. This connection can be formed through a ferrite bead or a wire The analog ground plane should be jumper substantial in area with a foil width of at least 100






mils, and can be constructed with a relief pattern cut into the GND or VCC plane. A 20 mil or greater relief should be used to separate the analog ground plane from the digital ground plane.

Four grounds exist on the VGA connector: the H/VSYNC ground return (on pin 10), a digital ground (on pin 5), the analog video return lines (on pins 6, 7 and 8); and the chassis grounds tied to the metal shell of the connector. The sync return should be tied to DGND either directly or through a ferrite bead close to the VGA connector. The metal shell mounting holes should not directly plate to the DGND plane. They should be isolated from ground, and joined together with a > 15 mil foil trace. The trace should be connected to DGND through an optional ferrite bead or trace near the bus edge connector GND.

For VESA local bus layouts the 64310 is often a long distance from the VGA monitor connector. Routing the DAC analog ground return lines to extend the analog ground plane to the VGA connector is recommended in these cases. The analog ground island shown in the example can be extended along the top edge of the board, with the RED, GREEN, and BLUE analog traces routed over this AGND relief on the component side. Care should be exercised that no digital traces from the memory or feature connector run adjacent to these The RED, GREEN and BLUE analog traces. signals should be separated from each other by a 25 mil space to avoid cross-coupling, and a signal shield surrounding the RED, GREEN, and BLUE lines is suggested.





Output Filters: Check correct connection of the output filters to their correct grounds. VSYNC and HSYNC filters are referenced to DGND while the analog RED, GREEN, and BLUE outputs are referenced to AGND.

The analog Red, Green and Blue output pi filters are tied to AGND (the analog ground plane), and the filter components should be placed near the VGA connector. The 150 ohm terminating resistors are also tied to the AGND plane. The pi filter cutoff value is chosen to maintain clean edges of displayed text and graphics while reducing spurious harmonics that will impact FCC class B emission testing. A cutoff value between 50 MHz to 86 MHz is suggested.

The pi filters on HSYNC and VSYNC are lower bandwidth filters, and are referenced to DGND. A suggested cutoff value for the H and V filters is below 10 MHz.




## Clocks

#### Internal Clock Synthesizer

An integrated clock synthesizer supports all pixel clock (VCLK) and memory clock (MCLK) frequencies which may be required by the 64310. Each clock synthesizer may be programmed to output frequencies ranging between 1MHz and the maximum specified operating frequency for that clock in increments not exceeding 0.5%. The frequencies are generated by an 18-bit divisor word. This value contains divisor fields for the Phase Lock Loop (PLL), Voltage Controlled Oscillator (VCO) and Pre/Post Divide Control blocks. The divisor word for both synthesizers is programmable via Clock Control Registers XR30-32.

#### **MCLK Operation**

Normal operational frequencies for MCLK lie between 50MHz and 72MHz. This is defined by the display memory sequencer parameters described in the Memory Timing section. The frequency selected must also be dependent upon the AC characteristics of the display memories connected to the 64310. A typical match is between industry standard 60ns access memories and a 72MHz MCLK. The MCLK output defaults to 60MHz on reset and is fully programmable. This initial value is conservative enough not to violate slow DRAM parameters but not so slow as to cause a system timeout on CPU accesses. The MCLK frequency must always equal or exceed the host clock (LCLK) frequency.





## **VCLK Operation**

The VCLK output typically ranges between 25MHz and 80MHz. VCLK has a table of three frequencies from which to select a frequency. This is required for VGA compatibility. CLK0 and CLK1 are fixed at the VGA compatible frequencies of 25.175MHz and 28.322MHz respectively. These values can not be changed unlike CLK2 which is fully programmable. The active frequency is chosen by clock select bits MSR[3:2].

### **Programming the Clock Synthesizer**

The desired output frequency is defined by an 18-bit value programmed in XR30-32. The 64310 has two programmable clock synthesizers; one for memory (MCLK) and one for video (VCLK). They are both programmed by writing the divisor values to XR30-32. The clock to be programmed is selected by the Clock Register Program Pointer XR33[5]. The output frequency of each of the clock synthesizers is based on the reference frequency (FREF) and the 4 programmedfields:

Field	# Bits
Prescale N (PSN) Mcounter(M')	XR30[0] (÷1 or ÷4) XR31[6:0] (M' = M - 2)
N counter (N')	XR32[6:0] (N' = N - 2)
Post-Divisor(P)	<b>XR30[3:1]</b> $(\div 2^{\mathbf{P}}; 0  \mathbf{P}  5)$
	Fref * 4 * M

$$Fout = PSN * N * 2^{P}$$

The frequency of the Voltage Controlled Oscillator (Fvco) is determined by these fields as follows:

$$Fvco = \frac{F_{REF} * 4 * M}{PSN * N}$$


where FREF = Reference frequency (between 4 MHz - 20 MHz; typically 14.31818 MHz)

**Note:** If a reference frequency other than 14.31818 MHz is used, then the frequencies loaded on RESET will not be correct.

Р	<b>Post Divisor</b>
000	1
001	2
010	4
011	8
100	16
101	32

## **Programming Constraints**

There are five primary programming constraints the programmer must be aware of:



The constraints have to do with trade-offs between optimum speed with lowest noise, VCO stability, and factors affecting the loop equation.

The value of FvCo must remain between 58MHz and 220MHz inclusive. Therefore, for output frequencies below 58MHz, FvCo must be brought into range by using the post-VCO Divisor.

To avoid crosstalk between the VCO's, the VCO frequencies should not be within 0.5% of each other nor should their harmonics be within 0.5% of the other's fundamental frequency.

The 64310 clock synthesizers will seek the new frequency as soon as it is loaded following a write to XR32. Any change in the post-divisor will take affect immediately. There is a possibility that the output may glitch during this transition of post divide values. Because of this, the programmer may wish to hold the post-divisor value constant across a range of frequencies (eg. changing MCLK from the reset value of 58MHz to 72MHz). There is also the consideration of changing from a low frequency VCO value with a post-divide  $\div 1$  (eg. 60MHz) to a high frequency ÷4 (eg. 220MHz). Although the beginning and ending frequencies are close together, the intermediate frequencies may cause the 64310 to fail in some environments. In this example there will be a short-lived time frame during which the output frequency will be in the neighborhood of 12.5MHz. The bus interface may not function correctly if the MCLK frequency falls below a certain value. Register and memory accesses which are synchronized to MCLK may be so slow as to violate bus timing and cause a watchdog timer error. Programmers should time-out the system (CPU) for approximately 10ms after writing XR32 before accessing the VGA again. This will ensure that accesses do not occur to the VGA while the clocks are in an indeterminate state.

Note: On reset the MCLK is initialized to a 60MHz output with a post divisor = 2 (Fvco = 120MHz).



## **Programming Example**

The following is an example of the calculations which are performed:

Derive the proper programming word for a 25.175MHz output frequency using a 14.31818MHz referencefrequency:

Since 25.175MHz < 58MHz, quadruple it to 100.700MHz to get Fvco in its valid range. Set the post divide field (P) to 010.

Prescaling PSN = 1

The result:

Fvco = 100.70 = (14.31818 x 4 x M / N)

M/N = 1.7	75825
-----------	-------

M	<u>N</u>	<u>Fvco</u>	<u>Error</u>
109	31	100.6891	-0.0109

Choose (M, N) = (109,31) for best accuracy.


 $F_{REF}/(PSN \times N) = 4617.877 KHz$ 

XR30 = 0000101b (05h) XR31 = 109 - 2 = 107 (6Bh) XR32 = 31 - 2 = 29 (1Dh)


#### PCB Layout Considerations

Clock synthesizers, like most analog components, must be isolated from the digital noise which exists on a PCB power plane. Care must be taken not to route any high frequency digital signals in close proximity to the analog sections. Inside the 64310, the clocks are physically located in the upper left corner of the chip surrounded by low frequency input and output pins. This helps to minimize the noise coupled both internally and externally.

The memory clock and video clock power pins on the 64310 each require similar RC filtering to isolate the synthesizers from the VCC plane and from each other. The circuit for each CVCCn/CGNDn pair is as shown below:



The suggested method for layout assumes a multilayer board including VCC and GND planes. All ground connections should be made as close to the pin/component as possible. The CVCC trace should route from the 64310 **throughthepads** of the filter components. The trace should NOT be connected to the filter components by a stub. All components (particularly the initial  $0.1\mu$ F capacitor) should be placed as close as is physically possible to the 64310. See the diagram below:



Sample Clock Power Layout





## **BitBlt Engine**


### **Bit Block Transfer**

The 64310 integrates a Bit Block Transfer (BitBlt) Engine which is optimized for operation in a Microsoft Windows environment. The BitBlt engine supports system-to-screen and screen-to-screen memory data transfers. It handles monochrome to color data expansion using either system or screen data sources. Color depths of 8 and 16BPP are supported in the expansion logic. Integrated with the screen and system BitBlt data streams is a 3-operand raster-op (ROP) block. This ROP block includes an independent 8x8 pixel (mono or color) pattern. Color depths of 8 and 16BPP are supported by the pattern array. All possible logical combinations of Source (system or screen data), Destination (screen data), and Pattern data are available.

The BitBlt and ROP subsystems have been architected for compatibility with the standard Microsoft Windows BitBlt parameter block. The

source and destination screen widths are independently programmable. This permits expansion of a compressed off-screen bitmap transparent to the software driver. The BitBlt Control Register (DR04) uses the same raster-op format as the Microsoft Windows ROP so no translation is required. All 256 Windows defined ROPs are available.

All possible overlaps of source and destination data are handled by controlling the direction of the BitBlt in the x and y directions. As shown below there are eight possible directions for a screen-to-screen BitBlt (no change in position is a subset of all eight). Software must determine the overlap, if any, and set the INC\_X and INC\_Y bits accordingly. This is only critical if the source and destination actually overlap. For most BitBlts this will not be the case. In BitBlts where INC\_X is a 'don't care' it should be set to 1 (proceed from left to right). This will increase the performance in some cases.





#### Sample Screen-to-Screen Transfer

Below is an example of how a screen-to-screen BitBlt operation is traditionally performed. The source and destination blocks both appear on the visible region of the screen and have the same dimensions. The BitBlt is to be a straight source copy with no raster operation. The memory address space is 2MBytes and display resolution is 1024 x 768. The size of the block to be transferred is 276 horizontal x 82 vertical pixels (114h x 52h). The coordinates of the upper left corner (ULC) of the source block is 25h,30h. The ULC coordinates of the destination block are 157h,153h. Because the source and destination blocks do not overlap, the INC\_X and INC\_Y BitBlt direction bits are not We will assume that  $INC_X = 1$ , important. INC Y = 0, and the BitBlt will proceed one scan line at a time from the lower left corner of the source moving to the right and then from the bottom to the top.

The source and destination offsets are both the same as the screen width (400h):


#### BitBlt Offset Register (DR00) = 04000400h

The Pattern ROP Register does not need to be programmed since there is no pattern involved. Neither the Foreground Color nor Background Color Register has to be programmed since this does not involve a color expansion or rectangle solid color paint. The BitBlt Control Register contains the most individual fields to be set:

ROP = Source Copy = 0CCh INC\_Y = 0 (Bottom to Top) INC\_X = 1 (Left to Right) Source Data = Variable Data = 0 Source Depth = Source is Color = 0 Pattern Depth = Don't Care = 0 Background = Don't Care = 0 BitBlt = screen-to-screen = 00 Pattern Seed = Don't Care = 000

BitBlt Control Register (DR04) = 002CCh

Since the BitBlt will be starting in the lower left corner (LLC) of the source rectangle, the start address for the source data is calculated as:





(81h \* 400h) + 25h = 020425h BitBlt Source Register (DR05) = 020425h

Similarly, the LLC of the destination register calculated as:

(1A4h \* 400H) + 157h = 069157h

BitBlt Destination Register (DR06) = 069157h

To begin any BitBlt the Command Register must be written. This register contains key information about the size of the current BitBlt which must be written for all BitBlt operations:

Lines per Block = 52h Bytes per line = 114h (Current example 8BPP)

Command Register (DR07) = 00520114h


After the Command Register (XR07) is written the BitBlt engine performs the requested operation. The status of the BitBlt operation may be read in DR04[20] (read only bit). This is necessary to determine when the BitBlt is finished so that another BitBlt may be issued. No reads or writes of the display memory by the CPU are permitted while the BitBlt engine is active.

In the present example the BitBlt source and destination blocks have the same width as the display. As can be seen below each scan line is transferred from source to destination. Alignment is handled by the BitBlt engine without assistance from software.

#### **Compressed Screen-to-Screen Transfer**

Next we consider an example of how a screen-toscreen BitBlt operation is performed when the source and destination blocks have different widths (pitch). This type of BitBlt is commonly used to store bitmaps efficiently in offscreen memory or when recovering a saved bitmap from offscreen memory.

The 64310 display memory consists of a single linear frame buffer. The number of bytes per scan line and lines displayed changes with resolution and pixel depth. For simplification, the concepts of pixels,





lines, and columns are foreign to the BitBlt engine. Instead, the 64310 operates on groups of bytes (rows) which are separated by the width of the screen. The 64310 permits separation between the row lengths to be different for source and destination bitmaps. For efficient use of offscreen memory we may assume that the "width" of the screen is the same as the width of the data.


Below is an example of how a screen-to-screen BitBlt operation is performed with the destination data efficiently compressed into the offscreen area. The reverse operation is also valid to recreate the original block on the visible screen. Once again the BitBlt is to be a straight source copy with the source block in the same location as the previous example. The destination block is to be located beginning at the first byte of off-screen memory. Because the source and destination blocks do not overlap the INC\_X and INC\_Y BitBlt direction bits are not important. We will assume that INC\_X = 1, INC\_Y = 1 and the BitBlt will proceed one scan line at a time from the upper left corner of the source moving to the right and then from the top to the bottom. The source offset is the same as the screen width (400h) and the destination offset is the same as the source block width (114h):

#### BitBlt Offset Register (DR00) = 01140400h

The Pattern ROP Register does not need to be programmed since there is no pattern involved. Neither the Foreground Color nor Background Color Register has to be programmed since there is no color expansion. The BitBlt Control Register contains the following bit fields:

ROP = Source Copy = 0CCh INC\_Y = 1 (Top to Bottom) INC\_X = 1 (Left to Right) Source Data = Variable Data = 0 Source Depth = Source is Color = 0 Pattern Depth = Don't Care = 0 Background = Don't Care = 0 BitBlt = Screen --> Screen = 00 Pattern Seed = Don't Care = 000

BitBlt Control Register (DR04) = 003CCh





Since the BitBlt will be beginning in the ULC of the source rectangle, the start address for the source data is calculated as:

(30h \* 400h) + 25h = 0C025h BitBlt Source Register (DR05) = 0C025h

Similarly, the ULC of the destination register calculated as (Number of scan lines \* Bytes per scan line):

300h \* 400h = 0C0000h

BitBlt Destination Register (DR06) = 0C0000h

As in the previous example the Command Register must be written to begin the BitBlt. This register contains the size of the current BitBlt which must be written for all BitBlt operations:

Lines per Block = 52h Bytes per line = 114h (Current example 8BPP)

Command Register (DR07) = 00520114h

#### System-to-Screen BitBlts

When performing a System-to-Screen BitBlt the source rotation information is passed in the BitBlt Source Address and Source Offset registers. The 2 LSbits of the Source Address register indicate the alignment. For example if the system data resides at system address 0413456h then the processor pointer should be set to 0413454h (doubleword aligned) and the Source address register is written with xxxx2h. When the end of the scan line is reached (the number of bytes programmed in the Command Register have been written) any remaining bytes in the last doubleword written to the 64310 are discarded. The 2 LSbits of the Source Offset Register are then added to the 2 LSbits of the Source Address Register to determine the starting byte alignment for the first doubleword of the next scanline. This process is continued until all scanlines are completed. The most common case will be a doubleword aligned bitmap in system memory in which case the 2 Lbits of the Source Address Register are zero. It is also common for bitmaps to be stored with each scanline doubleword aligned (Source Offset Register = xxxx0h). Once the Command Register is written and the BitBlt operation has begun the 64310 will wait for data to be sent to its memory address space. Any write to a valid 64310 memory address, either in the VGA space or linear address space if enabled, will be recognized as BitBlt source data and will be routed to the correct address by the BitBlt engine. This enables the programmer to set up a destination

pointer into the video address window (doubleword aligned) and simply perform a REP MOVSD. Any unused data in the last word/doubleword write will be discarded by the BitBlt Engine.

For system-to-screen monochrome (font) expansions the data is handled on a scanline by scanline basis. As with the system-to-screen BitBlt with ROP, this type of transfer uses the 2 LSbits of the source address register to determine the beginning byte index into the first doubleword. On subsequent scanlines the source offset register is added to the current scanline byte index to determine the indexing for the start of the next scan line. Monochrome data is taken from bit 7 thru bit 0, byte 0 thru 3 and expanded left to right in video memory (NOTE: monochrome source only supports left to right operation). At the end of the first scanline any remaining data in the active doubleword is flushed and the byte pointer for the starting byte in the next doubleword (for the next scanline) is calculated by adding 2 LSbits of the source offset to the starting byte position in the previous scanline. Monochrome expansion then continues bit 7 thru 0 incrementing byte (after byte 3 bit 0 a new doubleword begins at byte 0: bit 7) until the scanline is complete. Note that the number of bytes programmed into the Command register references the number of expanded bytes written; not the number of bytes to be expanded.



## Signature Analysis

#### Procedures for Board and Chip Verification

In a board production environment, it is very important to verify that parts were soldered in correctly and are functioning correctly. Chips and Technologies graphics controllers are highly integrated such that all glue logic and clock synthesizers are integrated on chip. This obviates the need for checkout of miscellaneous parts required by other manufacturers of graphics controllers.

CRC (Cyclic Redundancy Check) has many applications in the area of checking. In the case of graphics board verification it is very important. Much time is spent by the user to observe many canned programs for any visual problems that show up on the screen during the test. To obviate this procedure CRC can be used and checkout time can be substantially reduced. The algorithm to program the CRC logic is described on the next page. To specifically program the CRC control registers see the XR7A, XR7B, and XR7C extension registers descriptions.

The CRC generation circuit used generates a 23-bit signature. Therefore, there is a one in 8 million chance that any two screens will produce the same CRC value. Therefore, if a CRC value compares against a known value, the video path can be assumed to be working correctly (the same display can be assumed to be visible as when the known value was generated). Known values are generated and noted using the CRC circuit in a known good system.



#### Pseudocode Test Scheme

The idea behind the test scheme is to do multiple passes to accomplish the task. Since the CRC is shared between Red Video Data, Green Video Data, and Blue Video Data, three passes are required to fully test the entire video datapath. The fourth case for control signals requires one additional pass. The procedure for using CRC for test is as follows:

- 1) Setup Index Register (Program XR7A = 01h)
- 2) Setup CRC Control Register:
  - a) Choose CRC Source
  - b) Choose CRC Qualification
  - c) Arm CRC
- 3) Loop waiting for CRC done (XR7B[7] = 1)
- 4) Read out all CRC bits while keeping CRC armed
  - a) Select byte 0 via XR7B[5-4]=00; Read XR7C
  - b) Select byte 1 via XR7B[5-4]=01; Read XR7C
  - c) Select byte 2 via XR7B[5-4]=10; Read XR7C
- 5) Compare CRC against known value:
  - Yes = "PASS"
  - No = "FAIL"
- 6) Repeat above for R, G, B, and Control.

#### Pseudocode Example

```
#define TEST CRC 008ACE10
                            ;Define known CRC value for test screen
main()
{
   ;Test screen displayed on entry, now set up CRC to take a signature on red
   wr(XR7A,01)
                            ; Program Test Index XR7A with 01h to select CRC
   wr(XR7B, 40)
                            ; Program CRC Control Register with 40h
                            ; (Red Video Data, Take All Data, & Arm CRC)
while (XR7B[7]=0)
                            ;Poll CRC Control Register XR7B for 'done' status
                            ;Do nothing until XR7B[7]=1
{ }
   ;CRC completed. Now read back all three 8-bit values
   wr(XR7B,40)
                            ; Choose read back bits CRC[7:0] & keep CRC armed
   RDBACK[7:0]=rd(XR7C)
                            ;Read data register
   wr(XR7B, 50)
                            ; Choose read back bits CRC[15:8] & keep CRC armed
   RDBACK[15:8]=rd(XR7C)
                            ;Read data register
                            ; Choose read back bits CRC[22:16] & keep CRC armed
   wr(XR7B,60)
   RDBACK[23:16]=rd(XR7C)
                            ;Read data register
   wr(3d7,00)
                            ;Disarm CRC
if RDBACK[23:0] == TEST_CRC; Compare against known CRC for red for this screen
   printf("Pass");
else
   printf("Fail");
}
                            ;Need to do the same for green, blue, and control
```



## Hardware Cursor

#### Hardware Cursor

The 64310 supports either a 64x64x2 cursor or a 32x32x2 cursor. Both cursor sizes follow the MS Windows AND/XOR cursor data plane structure which provides for two colors plus 'transparent' (background color) and 'inverted' (inverted background color). The cursor data is stored in display memory, allowing multiple cursor values to be stored and selected rapidly. The two cursor colors are specified by two high color (5-6-5) values stored on-chip independent of the color lookup tables (i.e., Attribute Controller and VGA Color Palette). The hardware cursor can overlay both graphics data and live video data on a pixel by pixel basis. It may be positioned anywhere within the range of -2047 to +2047 for both the X and Y coordinates. The hardware cursor position, size, colors, and data address are all controlled via the 32-bit DR extension registers.

#### Programming

Once the 32-bit extension DR registers are enabled (XR03[1]=1), the cursor registers (DR08-DR0C) may be accessed. DR08 controls the cursor size and selects whether the cursor will be positioned relative to blank or display enable. DR09 specify the two 16-bit RGB (5-6-5) cursor color values. DR0B specifies the cursor position on the screen in X-Y coordinates. DR0C specifies the address in display memory where the cursor data array is stored. An eleven bit base address may be specified allowing cursor data patterns to be stored in any of 2048 locations in 2MB display memory configurations. Each cursor storage area takes up 1024 bytes of display memory which is exactly large enough to hold a 64x64x2 cursor pattern. A 32x32 cursor uses only the first 256 bytes of the 1024 byte block.

#### Cursor Data Array Format and Layout

Cursor data is stored in display memory as shown:

	<u>32x32 Cursor</u>										
Offset Line Byte	<u>Byte 2</u>	Byte 1	Byte 0								
000h 0 X[15:8 004h 0 X[31:2 008h 1 X[15:8 00Ch 1 X[31:2	3] A[15:8]	X[23:16] X[7:0]	A[23:16]								
0FCh 31 X[31:2	4] A[31:24]	X[23:16]	A[23:16]								
	<u>64x64</u> Curs	or									
Offset Line Byte	<u>Byte 2</u>	Byte 1	Byte 0								
004h 0 X[31:2 008h 0 X[47:4 00Ch 0 X[63:5 010h 1 X[15:8 014h 1 X[31:2 	0] A[47:40] 6] A[63:56] 8] A[15:8]	X[23:16] X[39:32] X[55:48] X[7:0] X[23:16] 	A[23:16] A[39:32] A[55:48] A[7:0] A[23:16] 								

#### **Cursor Data Function Map**

ANDnn	<u>XORnn</u>	Result
0	0	Color 0
0	1	Color 1
1	0	Transparent
1	1	Inverted



# **VGA Parameters**

The tables on the following pages list the standard program values for all VGA modes.



### VGA PARAMETERS - STANDARD MODES

Index Character Columns Character Rows Character Cell Size	<u>1</u> 40 25 08	<u>1*</u> 40 25 14	<u>1+</u> 40 25 16	<u>3</u> 80 25 08	<u>3*</u> 80 25 14	<u>3+</u> 80 25 16	<u>5</u> 40 25 08	<u>6</u> 80 25 08	<u>7</u> 80 25 14	<u>7+</u> 80 25 16	<b>D</b> 40 25 08	<u>E</u> 80 25 08	<u>F**</u> 80 25 14	10** 80 25 14	<u>11</u> 80 30 16	<u>12</u> 80 30 16	<u>13</u> 40 25 08
Index00Miscellaneous Output	63	A3	67	63	A3	67	63	63	A6	66	63	63	A2	A3	E3	E3	63
00 Feature Control	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
Index Sequencer Registers	<u>1</u>	<u>1*</u>	<u>1+</u>	<u>3</u>	<u>3*</u> 03	<u>3+</u>	<u>5</u>	<u>6</u>	<u>7</u>	<u>7+</u>	D	E		<u>10**</u>	<u>11</u>	<u>12</u>	<u>13</u>
00 Reset	03	03	03	03	03	03	03	03	03	03	03	03	03	03	03	03	03
01 Clocking Mode	09	09	08	01	01	00	09	01	00	00	09	01	01	01	01	01	01
02 Map Mask	03	03	03	03	03	03	03	01	03	03	0F	0F	0F	0F	0F	0F	0F
03 Character Generation Select	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
04 Memory Mode	02	02	02	02	02	02	02	06	03	02	06	06	06	06	06	06	0E
Index Graphics Controller Register	<u>rs 1</u>	<u>1*</u>	1+	<u>3</u>	<u>3*</u>	<u>3+</u>	<u>5</u>	<u>6</u>	<u>7</u>	7+	D	E	F**	10**	11	12	<u>13</u>
00 Set/Reset	0	$\overline{00}$	$\overline{00}$	$\overline{00}$	$\overline{00}$	$\overline{00}$	$\overline{00}$	$\overline{00}$	$\overline{00}$	$\overline{00}$	$\overline{00}$	$\overline{00}$	00	00	$\overline{00}$	$\overline{00}$	$\overline{00}$
01 Enable Set/Reset	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
02 Color Compare	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
03 Date Rotate	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
04 Read Map Select	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
05 Mode Register	10	10	10	10	10	10	30	00	10	10	00	00	00	00	00	00	40
06 Miscellaneous	0E	0E	0E	0E	0E	0E	0F	0D	0A	0A	05	05	05	05	05	05	05
07 Color Don't Care	00	00	00	00	00	00	00	00	00	00	0F	0F	05	0F	01	0F	0F
08 Bit Mask	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF	FF
Index CRT Controller Registers	1	1*	1+	3	3*	3+	5	6	7	7+	D	Е	F**	10**	11	12	13
IndexCRTControllerRegisters00Horizontal Total	1 2D	<u>1*</u> 2D	<u>1+</u> 2D	<u>3</u> 5F	<u>3*</u> 5F	<u>3+</u> 5F	<u>5</u> 2D	<u>6</u> 5F	<u>7</u> 5F	<u>7+</u> 5F	<u>р</u> 2D	<u>E</u> 5F	<u>F**</u> 5F	<u>10**</u> 5F	<u>11</u> 5F	<u>12</u> 5F	<u>13</u> 5F
Q		<u>1*</u> 2D 27		<u>3</u> 5F 4F	<u>3*</u> 5F 4F		<u>5</u> 2D 27	<u>6</u> 5F 4F	<u>7</u> 5F 4F	<u>7+</u> 5F 4F	<u>р</u> 2D 27	<u>Е</u> 5F 4F				<u>12</u> 5F 4F	
00 Horizontal Total	2D	2D 27 28	2D 27 28	5F 4F 50	5F 4F 50	5F 4F 50	2D	5F 4F 50	5F 4F 50	5F 4F 50	2D 27 28	5F 4F 50	5F 4F 50	5F 4F 50	5F 4F 50	5F 4F 50	5F 4F 50
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End	2D 27 28 90	2D 27 28 90	2D 27 28 90	5F 4F 50 82	5F 4F 50 82	5F 4F	2D 27 28 90	5F 4F 50 82	5F 4F 50 82	5F 4F 50 82	2D 27 28 90	5F 4F 50 82	5F 4F 50 82	5F 4F 50 82	5F 4F 50 82	5F 4F 50 82	5F 4F 50 82
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start	2D 27 28 90 2B	2D 27 28 90 2B	2D 27 28 90 2B	5F 4F 50 82 55	5F 4F 50 82 55	5F 4F 50 82 55	2D 27 28 90 2B	5F 4F 50 82 54	5F 4F 50 82 55	5F 4F 50 82 55	2D 27 28 90 2B	5F 4F 50 82 54	5F 4F 50 82 54	5F 4F 50 82 54	5F 4F 50 82 54	5F 4F 50 82 54	5F 4F 50 82 54
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End	2D 27 28 90 2B A0	2D 27 28 90 2B A0	2D 27 28 90 2B A0	5F 4F 50 82 55 81	5F 4F 50 82 55 81	5F 4F 50 82 55 81	2D 27 28 90 2B 80	5F 4F 50 82 54 80	5F 4F 50 82 55 81	5F 4F 50 82 55 81	2D 27 28 90 2B 80	5F 4F 50 82 54 80	5F 4F 50 82 54 80	5F 4F 50 82 54 80	5F 4F 50 82 54 80	5F 4F 50 82 54 80	5F 4F 50 82 54 80
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total	2D 27 28 90 2B A0 BF	2D 27 28 90 2B A0 BF	2D 27 28 90 2B A0 BF	5F 4F 50 82 55 81 BF	5F 4F 50 82 55 81 BF	5F 4F 50 82 55 81 BF	2D 27 28 90 2B 80 BF	5F 4F 50 82 54 80 BF	5F 4F 50 82 55 81 BF	5F 4F 50 82 55 81 BF	2D 27 28 90 2B 80 BF	5F 4F 50 82 54 80 BF	5F 4F 50 82 54 80 BF	5F 4F 50 82 54 80 BF	5F 4F 50 82 54 80 0B	5F 4F 50 82 54 80 0B	5F 4F 50 82 54 80 BF
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow	2D 27 28 90 2B A0 BF 1F	2D 27 28 90 2B A0 BF 1F	2D 27 28 90 2B A0 BF 1F	5F 4F 50 82 55 81 BF 1F	5F 4F 50 82 55 81 BF 1F	5F 4F 50 82 55 81 BF 1F	2D 27 28 90 2B 80 BF 1F	5F 4F 50 82 54 80 BF 1F	5F 4F 50 82 55 81 BF 1F	5F 4F 50 82 55 81 BF 1F	2D 27 28 90 2B 80 BF 1F	5F 4F 50 82 54 80 BF 1F	5F 4F 50 82 54 80 BF 1F	5F 4F 50 82 54 80 BF 1F	5F 4F 50 82 54 80 0B 3E	5F 4F 50 82 54 80 0B 3E	5F 4F 50 82 54 80 BF 1F
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan	2D 27 28 90 2B A0 BF 1F 00	2D 27 28 90 2B A0 BF 1F 00	2D 27 28 90 2B A0 BF 1F 00	5F 4F 50 82 55 81 BF 1F 00	5F 4F 50 82 55 81 BF 1F 00	5F 4F 50 82 55 81 BF 1F 00	2D 27 28 90 2B 80 BF 1F 00	5F 4F 50 82 54 80 BF 1F 00	5F 4F 50 82 55 81 BF 1F 00	5F 4F 50 82 55 81 BF 1F 00	2D 27 28 90 2B 80 BF 1F 00	5F 4F 50 82 54 80 BF 1F 00	5F 4F 50 82 54 80 BF 1F 00	5F 4F 50 82 54 80 BF 1F 00	5F           4F           50           82           54           80           0B           3E           00	5F 4F 50 82 54 80 0B 3E 00	5F 4F 50 82 54 80 BF 1F 00
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line	2D 27 28 90 2B A0 BF 1F 00 C7	2D 27 28 90 2B A0 BF 1F 00 4D	2D 27 28 90 2B A0 BF 1F 00 4F	5F 4F 50 82 55 81 BF 1F 00 C7	5F 4F 50 82 55 81 BF 1F 00 4D	5F 4F 50 82 55 81 BF 1F 00 4F	2D 27 28 90 2B 80 BF 1F 00 C1	5F 4F 50 82 54 80 BF 1F 00 C1	5F 4F 50 82 55 81 BF 1F 00 4D	5F 4F 50 82 55 81 BF 1F 00 4F	2D 27 28 90 2B 80 BF 1F 00 C0	5F 4F 50 82 54 80 BF 1F 00 C0	5F 4F 50 82 54 80 BF 1F 00 40	5F 4F 50 82 54 80 BF 1F 00 40	5F           4F           50           82           54           80           0B           3E           00           40	5F 4F 50 82 54 80 0B 3E 00 40	5F 4F 50 82 54 80 BF 1F 00 41
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start	2D 27 28 90 2B A0 BF 1F 00 C7 06	2D 27 28 90 2B A0 BF 1F 00 4D 0B	2D 27 28 90 2B A0 BF 1F 00 4F 0D	5F 4F 50 82 55 81 BF 1F 00 C7 06	5F 4F 50 82 55 81 BF 1F 00 4D 0B	5F 4F 50 82 55 81 BF 1F 00 4F 0D	2D 27 28 90 2B 80 BF 1F 00 C1 00	5F 4F 50 82 54 80 BF 1F 00 C1 00	5F 4F 50 82 55 81 BF 1F 00 4D 0B	5F 4F 50 82 55 81 BF 1F 00 4F 0D	2D 27 28 90 2B 80 BF 1F 00 C0 00	5F 4F 50 82 54 80 BF 1F 00 C0 00	5F 4F 50 82 54 80 BF 1F 00 40 00	5F 4F 50 82 54 80 BF 1F 00 40 00	5F           4F           50           82           54           80           0B           3E           00           40	5F 4F 50 82 54 80 0B 3E 00 40 00	5F 4F 50 82 54 80 BF 1F 00 41 00
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start0BCursor End	2D 27 28 90 2B A0 BF 1F 00 C7 06 07	2D 27 28 90 2B A0 BF 1F 00 4D 0B 0C	2D 27 28 90 2B A0 BF 1F 00 4F 0D 0E	5F 4F 50 82 55 81 BF 1F 00 C7 06 07	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E	2D 27 28 90 2B 80 BF 1F 00 C1 00 00	5F 4F 50 82 54 80 BF 1F 00 C1 00 00	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E	2D 27 28 90 2B 80 BF 1F 00 C0 00 00	5F 4F 50 82 54 80 BF 1F 00 C0 00 00	5F 4F 50 82 54 80 BF 1F 00 40 00 00	5F 4F 50 82 54 80 8F 1F 00 40 00 00	5F           4F           50           82           54           80           0B           3E           00           40           00           00	5F 4F 50 82 54 80 0B 3E 00 40 00 00	5F 4F 50 82 54 80 BF 1F 00 41 00 00
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start0BCursor End0CStart Address Hi	2D 27 28 90 2B A0 BF 1F 00 C7 06 07 00	2D 27 28 90 2B A0 BF 1F 00 4D 0B 0C 00	2D 27 28 90 2B A0 BF 1F 00 4F 0D 0E 00	5F 4F 50 82 55 81 BF 1F 00 C7 06 07 00	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00	2D 27 28 90 2B 80 BF 1F 00 C1 00 00 00	5F 4F 50 82 54 80 BF 1F 00 C1 00 00 00	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00	2D 27 28 90 2B 80 BF 1F 00 C0 00 00 00	5F 4F 50 82 54 80 BF 1F 00 C0 00 00 00	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00	5F           4F           50           82           54           80           0B           3E           00           40           00           00           00	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00	5F 4F 50 82 54 80 BF 1F 00 41 00 00 00
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start0BCursor End0CStart Address Hi0DStart Address Lo	2D 27 28 90 2B A0 BF 1F 00 C7 06 07 00 00	2D 27 28 90 2B A0 BF 1F 00 4D 0B 0C 00 00	2D 27 28 90 2B A0 BF 1F 00 4F 0D 0E 00 00	5F 4F 50 82 55 81 BF 1F 00 C7 06 07 00 00	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00 00	2D 27 28 90 2B 80 BF 1F 00 C1 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 C1 00 00 00 00	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00 00	2D 27 28 90 2B 80 BF 1F 00 C0 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 C0 00 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00	5F           4F           50           82           54           80           0B           3E           00           40           00           00           00           00	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 41 00 00 00 00
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start0BCursor End0CStart Address Hi0DStart Address Lo0ECursor Location Hi	2D 27 28 90 2B A0 BF 1F 00 C7 06 07 00 00 00	2D 27 28 90 2B A0 BF 1F 00 4D 0B 0C 00 00 00	2D 27 28 90 2B A0 BF 1F 00 4F 0D 0E 00 00 00	5F 4F 50 82 55 81 BF 1F 00 C7 06 07 00 00 00	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00 00 00	2D 27 28 90 2B 80 BF 1F 00 C1 00 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 C1 00 00 00 00 00	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00 00 00	2D 27 28 90 2B 80 BF 1F 00 C0 00 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 C0 00 00 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00 00	5F           4F           50           82           54           80           0B           3E           00           40           00           00           00           00           00           00           00           00           00           00           00           00           00           00	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 41 00 00 00 00 00 00
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start0BCursor End0CStart Address Hi0DStart Address Lo0ECursor Location Hi0FCursor Location Lo	2D 27 28 90 2B A0 BF 1F 00 C7 06 07 00 00 00 00	2D 27 28 90 2B A0 BF 1F 00 4D 0B 0C 00 00 00 00 00	2D 27 28 90 2B A0 BF 1F 00 4F 0D 0E 00 00 00 00	5F 4F 50 82 55 81 BF 1F 00 C7 06 07 00 00 00 00 00	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 00 00	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00 00 00 00 00	2D 27 28 90 2B 80 BF 1F 00 C1 00 00 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 C1 00 00 00 00 00 00 00	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 00 00	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00 00 00 00 00	2D 27 28 90 2B 80 BF 1F 00 C0 00 00 00 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 C0 00 00 00 00 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00 00 00	5F           4F           50           82           54           80           0B           3E           00           40           00           00           00           00           00           00           00           00           00           00           00           00           00           00	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00 00 00 00 00	5F 4F 50 82 54 80 BF 1F 00 41 00 00 00 00 00 00 00
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start0BCursor End0CStart Address Hi0DStart Address Lo0ECursor Location Hi0FCursor Location Lo10Vertical Retrace Start	2D 27 28 90 2B A0 BF 1F 00 C7 06 07 00 00 00 00 00 9C	2D 27 28 90 2B A0 BF 1F 00 4D 0B 0C 00 00 00 00 83	2D 27 28 90 2B A0 BF 1F 00 4F 0D 0E 00 00 00 00 9C	5F 4F 50 82 55 81 BF 1F 00 C7 06 07 00 00 00 00 9C	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 00 83	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00 00 00 00 9C	2D 27 28 90 2B 80 BF 1F 00 C1 00 00 00 00 00 00 00 9C	5F 4F 50 82 54 80 BF 1F 00 C1 00 00 00 00 00 00 00 9C	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 00 83	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00 00 00 00 9C	2D 27 28 90 2B 80 BF 1F 00 C0 00 00 00 00 00 00 00 00 9C	5F 4F 50 82 54 80 BF 1F 00 C0 00 00 00 00 00 00 00 9C	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00 83	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00 83	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00 00 00 00 EA	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00 00 00 00 00 00 EA	5F 4F 50 82 54 80 BF 1F 00 41 00 00 00 00 00 9C
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank End04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start0BCursor End0CStart Address Hi0DStart Address Lo0ECursor Location Hi0FCursor Location Lo10Vertical Retrace Start11Vertical Retrace End	2D 27 28 90 2B A0 BF 1F 00 C7 06 07 00 00 00 00 9C 8E	2D 27 28 90 2B A0 BF 1F 00 4D 0B 0C 00 00 00 00 83 85	2D 27 28 90 2B A0 BF 1F 0D 4F 0D 0E 00 00 00 00 00 9C 8E	5F 4F 50 82 55 81 BF 1F 00 C7 00 00 00 00 00 9C 8E	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 83 85	5F 4F 50 82 55 81 8F 1F 00 4F 0D 0E 00 00 00 00 9C 8E	2D 27 28 90 2B 80 BF 1F 00 00 00 00 00 00 00 9C 8E	5F 4F 50 82 54 80 BF 1F 00 00 00 00 00 00 00 9C 8E	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 83 85	5F 4F 50 82 55 81 8F 1F 0D 0E 00 00 00 00 9C 8E	2D 27 28 90 2B 80 BF 1F 00 00 00 00 00 00 00 00 00 00 8E	5F 4F 50 82 54 80 BF 1F 00 00 00 00 00 00 00 00 00 9C 8E	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00 83 85	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00 83 85	5F           4F           50           82           54           80           0B           3E           00           40           00	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00 00 00 00 00 00 EA 8C	5F 4F 50 82 54 80 BF 1F 00 41 00 00 00 00 00 9C 8E
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank Start04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start0BCursor End0CStart Address Hi0DStart Address Lo0ECursor Location Hi0FCursor Location Lo10Vertical Retrace Start11Vertical Retrace End12Vertical Display End13Offset	2D 27 28 90 2B A0 BF 1F 00 C7 06 07 00 00 00 00 00 9C	2D 27 28 90 2B A0 BF 1F 00 4D 0B 0C 00 00 00 00 83	2D 27 28 90 2B A0 BF 1F 00 4F 0D 0E 00 00 00 00 9C	5F 4F 50 82 55 81 BF 1F 00 C7 06 07 00 00 00 00 9C	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 00 83	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00 00 00 00 9C	2D 27 28 90 2B 80 BF 1F 00 C1 00 00 00 00 00 00 00 9C	5F 4F 50 82 54 80 BF 1F 00 C1 00 00 00 00 00 00 00 9C	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 00 83	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00 00 00 00 9C	2D 27 28 90 2B 80 BF 1F 00 C0 00 00 00 00 00 00 00 00 9C	5F 4F 50 82 54 80 BF 1F 00 C0 00 00 00 00 00 00 00 9C	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00 83	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00 83	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00 00 00 00 EA	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00 00 00 00 00 00 EA	5F 4F 50 82 54 80 BF 1F 00 41 00 00 00 00 00 9C
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank Start04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start0BCursor End0CStart Address Hi0DStart Address Lo0ECursor Location Hi0FCursor Location Lo10Vertical Retrace Start11Vertical Retrace End12Vertical Display End13Offset14Underline Location	2D 27 28 90 2B A0 BF 1F 00 C7 06 07 00 00 00 00 9C 8E 8F	2D 27 28 90 2B A0 BF 1F 00 4D 0B 0C 00 00 00 00 83 85 5D 14 1F	2D 27 28 90 2B A0 BF 1F 00 4F 0D 0E 00 00 00 00 9C 8E 8F	5F 4F 50 82 55 81 BF 1F 00 C7 06 07 00 00 00 00 9C 8E 8F	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 00 83 85 5D	5F 4F 50 82 55 81 BF 1F 00 4F 0D 00 00 00 00 9C 8E 8F	2D 27 28 90 2B 80 BF 1F 00 C1 00 00 00 00 00 00 9C 8E 8F	5F 4F 50 82 54 80 BF 1F 00 C1 00 00 00 00 00 00 9C 8E 8F	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 00 83 85 5D	5F 4F 50 82 55 81 BF 1F 00 4F 0D 00 00 00 00 9C 8E 8F	2D 27 28 90 2B 80 BF 1F 00 C0 00 00 00 00 00 00 00 9C 8E 8F	5F 4F 50 82 54 80 BF 1F 00 00 00 00 00 00 00 00 00 9C 8E 8F	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 83 85 5D	5F         4F           50         82           54         80           BF         1F           00         40           00         00           00         00           00         00           83         85           5D         5D	5F           4F           50           82           54           80           3E           00           40           00	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00 00 00 00 00 8C DF	5F 4F 50 82 54 80 BF 1F 00 41 00 00 00 00 00 9C 8E 8F
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank Start04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start0BCursor End0CStart Address Hi0DStart Address Lo0ECursor Location Hi0FCursor Location Lo10Vertical Retrace Start11Vertical Retrace End12Vertical Display End13Offset14Underline Location15Vertical Blank Start	2D 27 28 90 2B A0 BF 1F 00 C7 06 07 00 00 00 00 9C 8E 8F 14 1F 95	2D 27 28 90 2B A0 BF 1F 00 4D 0B 0C 00 00 00 83 85 5D 14 1F 63	2D 27 28 90 2B A0 BF 1F 0D 4F 0D 0E 00 00 00 00 9C 8E 8F 14 1F 96	5F 4F 50 82 55 81 BF 1F 00 C7 06 07 00 00 00 00 9C 8E 8F 28 1F 96	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 83 85 5D 28 1F 63	5F 4F 50 82 55 81 BF 1F 00 4F 0D 00 00 00 00 9C 8E 8F 28 1F 96	2D 27 28 90 2B 80 BF 1F 00 C1 00 00 00 00 00 00 9C 8E 8F 14 00 96	5F 4F 50 82 54 80 BF 1F 00 C1 00 00 00 00 00 00 00 9C 8E 8F 28 00 96	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 00 83 85 5D 28 0D 63	5F 4F 50 82 55 81 BF 1F 00 4F 0D 06 00 00 00 9C 8E 8F 28 0F 96	2D 27 28 90 2B 80 BF 1F 00 C0 00 00 00 00 00 00 00 9C 8E 8F 14 00 96	5F 4F 50 82 54 80 BF 1F 00 C0 00 00 00 00 00 00 00 9C 8E 8F 28 00 96	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00 83 85 5D 28 0F 63	5F         4F           50         82           54         80           BF         1F           00         40           00         00           00         <	5F         4F           50         82           54         80           3E         00           40         00           00         EA           8         00           E7         10	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00 00 00 00 00 00 00 00 EA 8C DF 28 00 E7	5F 4F 50 82 54 80 BF 1F 00 41 00 00 00 00 00 9C 8E 8F 28 40 96
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank Start04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start0BCursor End0CStart Address Hi0DStart Address Lo0ECursor Location Hi0FCursor Location Lo10Vertical Retrace Start11Vertical Retrace End12Vertical Display End13Offset14Underline Location15Vertical Blank Start16Vertical Blank End	2D 27 28 90 2B A0 BF 1F 00 C7 06 07 00 00 00 00 9C 8E 8F 14 1F 95 B9	2D 27 28 90 2B A0 BF 1F 00 4D 0B 0C 00 00 00 83 85 5D 14 1F 63 BA	2D 27 28 90 2B A0 BF 1F 00 4F 0D 0E 00 00 00 00 9C 8E 8F 14 1F 96 B9	5F 4F 50 82 55 81 BF 1F 00 C7 06 07 00 00 00 00 9C 8E 8F 28 1F 96 B9	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 83 85 5D 28 1F 63 BA	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00 00 00 00 9C 8E 8F 28 1F 96 B9	2D 27 28 90 2B 80 BF 1F 00 C1 00 00 00 00 00 00 00 9C 8E 8F 14 00 96 B9	5F 4F 50 82 54 80 BF 1F 00 C1 00 00 00 00 00 00 00 00 9C 8E 8F 28 00 96 B9	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 83 85 5D 28 0D 63 BA	5F 4F 50 82 55 81 BF 1F 00 4F 0D 0E 00 00 00 00 9C 8E 8F 28 0F 96 B9	2D 27 28 90 2B 80 BF 1F 00 C0 00 00 00 00 00 00 00 00 9C 8E 8F 14 00 96 B9	5F 4F 50 82 54 80 BF 1F 00 C0 00 00 00 00 00 00 00 00 9C 8E 8F 28 00 96 B9	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00 83 85 5D 28 0F 63 BA	5F         4F           50         82           54         80           BF         1F           00         00           00         00           00         00           00         00           00         83           85         5D           28         0F           63         BA	5F         4F           50         82           54         80           0B         3E           00         40           00         00           00         EA           8         00           E7         04	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00 00 00 00 00 00 00 00 EA 8C DF 28 00 E7 04	5F 4F 50 82 54 80 BF 1F 00 41 00 00 00 00 00 9C 8E 8F 28 40
00Horizontal Total01Horizontal Display End02Horizontal Blank Start03Horizontal Blank Start04Horizontal Retrace Start05Horizontal Retrace End06Vertical Total07Overflow08Preset Row Scan09Max Scan Line0ACursor Start0BCursor End0CStart Address Hi0DStart Address Lo0ECursor Location Hi0FCursor Location Lo10Vertical Retrace Start11Vertical Retrace End12Vertical Display End13Offset14Underline Location15Vertical Blank Start	2D 27 28 90 2B A0 BF 1F 00 C7 06 07 00 00 00 00 9C 8E 8F 14 1F 95	2D 27 28 90 2B A0 BF 1F 00 4D 0B 0C 00 00 00 83 85 5D 14 1F 63	2D 27 28 90 2B A0 BF 1F 0D 4F 0D 0E 00 00 00 00 9C 8E 8F 14 1F 96	5F 4F 50 82 55 81 BF 1F 00 C7 06 07 00 00 00 00 9C 8E 8F 28 1F 96	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 83 85 5D 28 1F 63	5F 4F 50 82 55 81 BF 1F 00 4F 0D 00 00 00 00 9C 8E 8F 28 1F 96	2D 27 28 90 2B 80 BF 1F 00 C1 00 00 00 00 00 00 9C 8E 8F 14 00 96	5F 4F 50 82 54 80 BF 1F 00 C1 00 00 00 00 00 00 00 9C 8E 8F 28 00 96	5F 4F 50 82 55 81 BF 1F 00 4D 0B 0C 00 00 00 00 83 85 5D 28 0D 63	5F 4F 50 82 55 81 BF 1F 00 4F 0D 06 00 00 00 9C 8E 8F 28 0F 96	2D 27 28 90 2B 80 BF 1F 00 C0 00 00 00 00 00 00 00 9C 8E 8F 14 00 96	5F 4F 50 82 54 80 BF 1F 00 C0 00 00 00 00 00 00 00 9C 8E 8F 28 00 96	5F 4F 50 82 54 80 BF 1F 00 40 00 00 00 00 00 83 85 5D 28 0F 63	5F         4F           50         82           54         80           BF         1F           00         40           00         00           00         <	5F         4F           50         82           54         80           3E         00           40         00           00         EA           8         00           E7         10	5F 4F 50 82 54 80 0B 3E 00 40 00 00 00 00 00 00 00 00 00 00 EA 8C DF 28 00 E7	5F 4F 50 82 54 80 BF 1F 00 41 00 00 00 00 00 9C 8E 8F 28 40 96



### VGA PARAMETERS - STANDARD MODES (Continued)

Inde	x Attribute Controller Registers	<u>1</u>	<u>1*</u>	1+	<u>3</u>	<u>3*</u>	<u>3+</u>	<u>5</u>	<u>6</u>	<u>7</u>	7+	D	E	F**	10**	11	<u>12</u>	13
00	Palette 0	$\overline{00}$	00	00	$\overline{00}$	$\overline{00}$	$\overline{00}$											
01	Palette 1	01	01	01	01	01	01	13	17	08	08	01	01	08	01	3F	01	01
02	Palette 2	02	02	02	02	02	02	15	17	08	08	02	02	00	02	3F	02	02
03	Palette 3	03	03	03	03	03	03	17	17	08	08	03	03	00	03	3F	03	03
04	Palette 4	04	04	04	04	04	04	02	17	08	08	04	04	18	04	3F	04	04
05	Palette 5	05	05	05	05	05	05	04	17	08	08	05	05	18	05	3F	05	05
06	Palette 6	06	14	14	06	14	14	06	17	08	08	06	06	00	14	3F	14	06
07	Palette 7	07	07	07	07	07	07	07	17	08	08	07	07	00	07	3F	07	07
08	Palette 8	10	38	38	10	38	38	10	17	10	10	10	10	00	38	3F	38	08
09	Palette 9	11	39	39	11	39	39	11	17	18	18	11	11	08	39	3F	39	09
0A	Palette A	12	3A	3A	12	3A	3A	12	17	18	18	12	12	00	3A	3F	3A	0A
0B	Palette B	13	3B	3B	13	3B	3B	13	17	18	18	13	13	00	3B	3F	3B	0B
0C	Palette C	14	3C	3C	14	3C	3C	14	17	18	18	14	14	00	3C	3F	3C	0C
0D	Palette D	15	3D	3D	15	3D	3D	15	17	18	18	15	15	18	3D	3F	3D	0D
0E	Palette E	16	3E	3E	16	3E	3E	16	17	18	18	16	16	00	3E	3F	3E	0E
0F	Palette F	17	3F	3F	17	3F	3F	17	17	18	18	17	17	00	3F	3F	3F	0F
10	Mode Control	08	08	0C	08	08	0C	01	01	0E	0E	01	01	0B	01	01	01	41
11	Overscan	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
12	Color Plane Enable	0F	0F	0F	0F	0F	0F	03	01	0F	0F	0F	0F	05	0F	0F	0F	0F
13	Horizontal Pixel Panning	00	00	03	00	00	08	00	00	08	08	00	00	00	00	00	00	00



## **Application Schematic Examples**

This section includes three groups of schematic examples showing various 64310 interface examples:

- 1) System Bus Interface
  - PCI Bus
  - VL Bus
- 2) Display Memory Interface
  - 2-CAS#
  - 2-WE#

#### 3) CRT / Video Interface

- 8-Bit Video Output for External Video Overlay (VGA-Style Feature Connector)
- 16-Bit Video Input for Internal Video Overlay (PC-Video<sup>TM</sup> DK Board Interface)

All system bus interface schematics include optional BIOS circuits that support either a 32KB EPROM or 32KB Flash ROM. The 64310 may be programmed (see XR73 bit-7) to respond only to reads at C0000-C7FFFh (for EPROM support) or to both reads and writes (for flash ROM support). The ROM circuit is not required in motherboard implementations where the Graphics Controller BIOS is typically included in the system BIOS.

Each system bus interface schematic also includes options for a directly connected 14.31818 MHz reference crystal (configuration bit-5 pulled up with 48K ) or connection to an external 14.31818 MHz signal (CFG5 pulled down with 48K ). In either case, the internal clock may be programmed via XR33-30. Although an external clock synthesizer should not be required, the 64310 supports it. If an external clock synthesizer is used, configuration bit-4 should be pulled down; if the external clock synthesizer is not used, CFG4 should be pulled up and the 64310 MCLK pin left unconnected.

Two memory interface circuits are shown, one for use with 2-CAS / 1-WE DRAMs and another for 2-WE / 1-CAS DRAMs. The 64310 may be programmed for use with either DRAM type (see XR05) and for the number of DRAMs / banks installed (see XR04). Both circuit diagrams assume the use of DRAMs with symmetric addresses (A0-8). One circuit or another would be designed depending on the type of DRAM to be used. It is also possible to lay out a PCB to accommodate either type of DRAM through jumper options. The connections for this are not shown, but if there are any questions on how to do this, contact your local CHIPS Sales Office or Field ApplicationsEngineer.

The 64310 is unique in having the capability to significantly increase its performance through the use of "Acceleration RAM" or "XRAM". The XRAM feature requires either one or two 256Kx4 DRAMs (one for each bank of display memory used). Both memory circuits shown indicate how to connect these optional DRAMs. The XRAM feature may be enabled / disabled via XR0A.

Two CRT interface circuits are included. The CRT interface portions of both diagrams are identical. One circuit shows how to implement a "VGA Feature Connector" circuit to output 8-bit video data. This would be used to connect to existing 8-bit video overlay / capture boards. The second circuit shows an example of how to connect an external 16-bit RGB (5-6-5 format) digital video source to the 64310 for video overlay on-chip. The CHIPS' PC-Video<sup>TM</sup> Development Kit (DK) board connector pinouts are shown as an example, but this connector is not standard and is used for illustration purposes only. Both video interface examples show connections for VESA DDC (Display Data Channel) interface.




				5V SV DECCAU
The EPROM circuit is 182	·		168 n/a	+5V + 5V n/c <u>REQ64#</u> (PCI-A60)
optional. It is not required $n/c - \frac{102}{2}$	MCLK	(CSEL1) GPIO7	<u> </u>	
optionali it is not required	-	(CSEL0) GPIO6	167  n/c	
formotherboard				105105 $p/c$ REQ# (DCL D19)
implementations where the	XTALI	CVCC1	161	
		CVCCI	160	$n/c - ON1\pi$ (PCI-A17)
Grannics Controller BIUN is	(VCLK)	CVCC0	0.1 0.1	
NINZ				
included in the system BIOS. MINZ $\overline{\top}_{159}$	VTALO	CONDI	163 7	
$\frac{10}{100}$	XTALO	CGND1	157	$\left  \begin{array}{c} 47 \\ 47 \\ 47 \\ \end{array} \right  47 \\ \left  \begin{array}{c} n/c \\ INTR \# \\ \hline PCI-A07 \\ \end{array} \right  $
	DECETH	CGND0	15/	$n/a$ INTB# $\rightarrow \frac{101-107}{PCL P07}$
$(\underline{PCI-A01}) \xrightarrow{IRS1#} \bullet \cdots \xrightarrow{I09} \bullet$	RESET#		±	$\pm \pm \pm mc - (\underline{PCI-B0/})$
10 pF = 4.7 K			h170	INTA# (DCL AOG)
		INTA#	$p_{\frac{2}{26}}$	DEVSEL# (PCI-A06)
•	RESET	DEVSEL#	$b^{20}$	
÷	TUDDET	STOP#	5 <u>28</u>	
$(\mathbf{PCLP16})$ CLK 183		INTA# DEVSEL# STOP# TRDY# PAR	25	$\frac{\text{S101}\#}{\text{TRDY}\#} \left( \frac{\text{PCI-A38}}{\text{PCI-A36}} \right)$
(PCI-B16) CLK 105 24	CLK	TRDY#	$D_{\frac{23}{20}}$	
$\begin{array}{c} \underline{PCI-B10}\\ PCI-B35 \end{array} \xrightarrow{IRDY\#} 24\\ \underline{PCI-B35} \xrightarrow{IRDY\#} 23 \end{array}$	IRDY#	PAR	29	PAR PAR
$\rightarrow 101-000$ FRAME# 23		1711	1 207	
$\begin{array}{c} \underline{PCI-A34} \\ \underline{PCI-A34} \\ \underline{IDSEL} \\ \underline{205} \end{array}$	FRAME#		$\frac{1}{206}$	SEDD# CPCI-D40
(PCI-A26) IDSEL 205	IDSEL	SERR#	b <sup>200</sup>	(PCI-B42)
	IDOLL		201	
(PCI-B20) AD31 1	AD31	<b>4310</b> RVCC	201	+V-I/O (PCI-A10)
			47	$+V-I/O \left\{ \frac{PCI-A10}{PCI-A16} \right\}$
PCL-A20 AD29 3	AD30	BVCC	20	V VO PCI-AIO
	AD29 _	BVCC		
		<b>CI-Bus</b> BVCC	14	
AD27	AD28	er Bus Bycc	5	+V-I/O (PCI-A59) +V-I/O (PCI-B50)
	AD27	nterface BVCC	-	
AD20	11026		_ 171	ROMCS#
		ROMCS#	p <u>1/1</u>	
$\frac{\Gamma C \Gamma - D 24}{\Lambda D 24}$ 10	AD25			05 CV 0
	$\Delta D' 2A$	VL A2		256Kx8
			1/4 /	$\frac{\text{MAD0}  30}{\text{MAD1}  2} \text{A17}  \underbrace{\text{OE}}_{22} 24 \bullet$
$\begin{array}{c} \underline{PCI-B27} \\ \underline{PCI-A28} \\ \underline{AD22} \\ 13 \\ 13 \\ \underline{AD22} \\ 13 \\ \underline{AD22} \\ 13 \\ \underline{AD22} \\ 13 \\ \underline{AD22} \\ \underline{AD2} \\ \underline{AD22} \\ \underline{AD2} \\ \underline{AD2}$	AD23	VL A3	$\frac{174}{175}$ n/c	MAD1 2 A17 OE 22
		VL A4		$\frac{MAD1}{2}$ = 2 A16 CED 21
$\left( DCL P20 \right) AD21 1.$	AD21	VL A5	$\frac{176}{177}$ n/c	$\begin{array}{c} \underline{MAD1} & \underline{2} \\ \underline{MAD3} & \underline{3} \\ \underline{MAD2} & \underline{29} \\ \underline{MAD2} & \underline{29} \\ \underline{MAD} \end{array} \begin{array}{c} \underline{A17} & \underline{OEO} \\ \underline{CEO} \\ \underline{CEO} \\ \underline{31} \\$
		VL AJ		MAD2 29 $A14$ WE
$\begin{array}{c} \underline{PCI-A29} \\ \underline{PCI-B20} \\ \underline{AD19} \\ 18 \end{array}$	AD20	VL A6	$\frac{177}{178}$ n/c	$\frac{MAD2}{MAD4} \frac{29}{28} A14$
		VL A7		
$\overline{DCLA21}$ ADIO	1 1 1 1 0		II/U .	MADS 4 ALO
$\begin{array}{c} \underline{PCI-A31} \\ \underline{PCI-P22} \\ \underline{AD17} \\ \underline{20} \end{array}$	AD18	VL A8	$\frac{17}{180}$ n/c	MAD10.05 A12 11
	AD17	VL A9		
$\overline{DCI}$ A22 $\overline{ADI0}$ 21	1016	VL A10	$\frac{185}{186}$ n/c	$\frac{\text{MAD12 23}}{\text{MAD2 25}} \text{A10 Vcc} \frac{32}{16} + 5\text{V}$
				MAD8 26 A0 Crid 16
PCI-A44 AD14 20	ADIS	VL A11	197 11/0	MADE 27 AY UIU
(PCI-B45) AD14 32	AD14	VL A12		
CPCLA46 AD13 33	AD12	VL A13	$\frac{188}{100}$ n/c	$\frac{\text{MAD7} 5}{\text{MAD9} 6} \overrightarrow{\text{A7}} \text{D7} \frac{21 \text{ MBD15}}{20 \text{ MBD14}}$
		VL AIS		MAD9 6117 D7120 MBD14
(PCI-B4/) AD11 24		VL A14	$\frac{189}{190}$ n/c	
	AD11	VL A15		MADII / A5 D5 19 MDD13
		VI A1C		
<u>(rCI-D40</u> AD00 30	AD10	VL A16	$\frac{191}{192}$ n/c	MAD14 0 A4 D4 17 MPD11
		VL A17	$\frac{192}{102}$ n/c	
$(DCLD52 \uparrow AD00 40$	AD08	VL A18	$\frac{193}{104}$ n/c	$\frac{\text{MADIS IO}}{\text{MADIS IO}} = \frac{13 \text{ MBDIO}}{10}$
		VL AIO	110/1	
(PCI-B33 AD06 42	AD07	VL A19	$\frac{104}{195}$ n/c	$\frac{\text{MBD0} - 11}{\text{MBD1} - 12} \text{A1}  \text{D1}  \frac{14}{13}  \text{MBD8}$
		VL A20		$\frac{1}{12}$ A0 D0 $\frac{15}{12}$ MBD8
$\rightarrow PCI-A54$ AD05 45		VL A 21	1106	110 20
$\begin{array}{c} \underline{\text{PCI-B55}} \\ \underline{\text{PCI-A55}} \\ \underline{\text{AD03}} \\ \underline{\text{AD04}} \\ \text{A$	AD05	VL A21	$\frac{100}{197}$ n/c	+5V (PCLA05)
(PCI-A55) AD04 40		VL A22	n/c	
(PCLB56) AD03 40	1 1002	VL A23	$\frac{198}{100}$ n/c	+3V DCI P05
$\sim 1001 \text{ A} 57^{-1} \text{ AD} 02 49$		171 404	1199 n/a	$+3V$ (DCL DOC) $\downarrow$ (DCL D15)
(PCI-AS/ AD01 50	AD02	VL A24		+5V (PCI-b00) $+$ (PCI-b13)
		VL A25	$\frac{200}{202}$ n/c	
PCI-A58 AD00 51	AD00	VI A26	202 n/c	+5V PCI-A61 PCI-A18
(FCI-AJO)		VL A26	$\frac{200}{202}$ n/c $\frac{203}{203}$ n/c $\frac{204}{204}$ n/c	15V (ICI-A01) $+$ (ICI-A18)
(PCI-B26) $C/BE3#$ 11 C/BE2# 22	BE3#	VL A27	$\frac{100}{204}$ n/c	$+5V$ (FCI-B01) $\downarrow$ (FCI-B22)
$(PCI-B20) \int C/DE2H = 20$	DES#	VL A28	$\frac{100}{204}$ n/c	$+3V$ (DCL $\Lambda 62$ )
(PCI-B33) - C/BE1# 220	BE2# BE1# (			+5V $PCI P62$ $PCI P28$
$\begin{array}{c} 1 \\ \hline 1 \hline 1$	BE1# (	(8,17,27,52,35,44,	1	$-\underline{-\underline{-}PCI-D02}$
(PCI-B44) $C/BE0#$ 41				(PCI-A30)
	BE0#	172,208) BGND		$\sim$ PCI-B34
Kauwaw			-	
				$\pm 3.3V$ $(1CI-A21)$ $(1CI-A35)$
DCI D12 Neyway n/c				$+3.3$ $\downarrow$ DCL D25 $\downarrow$ DCL A27
				+3.3V DCL A27
<u>LICI-AIS</u> Kouway	(	$\underline{\text{LOCK}}_{n/c}$		+2.2V (PCI-A27) (PCI-D36)
	(PCI-B39			+3.3V (PCI-B31) (PCI-A42)
$\int DCI A 50 \int Keyway n/c$	CPCI-A40	$\rightarrow \frac{\text{SDONE}}{\text{SDONE}} \frac{\text{n/c}}{\text{n/c}}$		$\pm 3.5 \vee$ (DCI A22)
$\sim \frac{1 \text{ CI-A50}}{\text{ PGL P 50}}$ Keyway m/a				
$(\underline{PCI-B50})$ Keyway n/c	<u>(PCI-A41</u>			$122W$ (rCI-D30) $\Psi$ (rCI-A40)
$C_{DCI}$ $A_{CI} \supset N_{CVW} dV = 1/2$	CDCL DCL	$\frac{1}{2} \frac{PRSNT1#}{n/c}$		+3.3 $PCI A 20$ $PCI P 40$
	<u>(PCI-B09</u>	$\frac{1}{DDSNT2#}$ n/c		+3.3 (DCI D41)
$(\underline{PCI-B51})$ $\underline{Rcyway}$ n/c	CPCI-B11	$\rightarrow \frac{\text{PRSNT2}\#}{\text{n/c}}$		+2.2V (PCI-B41) (PCI-A30)
(PCI-A09) Reserved n/c		~		-2.2V (PCI-D45) (PCI-D57)
CPCI-A09 Decorred I/C	PCI-A01	TRST# n/c		$\pm 3.3 \text{V}$ (PCL A45) $\pm$
CPCI-BIO Decorriged II/C	$\sum \frac{1}{DCI} \frac{1}{DO2}$	$\prec$ ICK $n/c$		
(PCI-A11) Keserveu n/c	<u>CPCI-B02</u>	TMS II/C		+3 3V PCI-ASS PCBs layouts designed
PCLA14 Reserved n/c	<u>CPCI-A03</u>			$\pm 3.3 \text{V}$ (PCI-B54) for a 32-pin EPROM as
PCI-A14 Reserved II/C	CPCI-B04	$-\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$ $\frac{1}{2}$		101
(P(I-B)A) = 1000				10V (FCI-A02) showin in the enterne
(PCI-A19) Reserved n/c	CPCI-A04	$\int \frac{1DI}{n/c}$		-12V (PCI-B01) above will also
		1	<b>AT P</b>	accomodate a 28-pin
( Circui	t Examp	ole - 64310 P	CI Bus	Interface 27256 EPROM in pins
<u>_enem</u>	P			1
				3-30.


0		L1) GPIO7 168 n/c L0) GPIO6 167 n/c	
(ISA-B30) 14.31818 MHz 0 1	58 XTALI	CVCC1 161	•+5V
	(VCLK)	0.1 0.1	+ $+$ $10$ $+$ $5V$
$\begin{array}{c c} MHz & \underline{10} \\ +5V & \underline{16} \end{array}$	59 20 RESET#	CGND1 163 CGND0 157	47 47
(ISA BO2) RESET 1	62 PESET		
VL-B56 RDYRTN# 2	A DEVENTION	$IRQ9 \frac{170}{26}$	IRQ9 LDEV# VL-B50 VL-A49
VL-A45 ADS# 2	$\frac{3}{0}$ ADS#	$\begin{array}{c} 1 \text{ KQ9} \\ \text{LDEV#} \\ 25 \\ 1 \text{ LRDY#} \\ 90 \\ 1 \text{ CEG7} \end{array}$	VLID2 VL-A48
<u>VL-B44</u> <u>VL-B45</u> <u>W/R#</u> 2	<u>8</u> 0 W/R#	CFG6 91	VLID3 VL-A54 VL-A55
(VL-B2I) $A20$ 2	A31	$D31 \frac{1}{2} \frac{47K}{2}$	$-\frac{D31}{D30}$ VL-A20
$\begin{array}{c} VL-A21 \\ VL-B23 \end{array}$ A29 2	A30 A29 A29	D30 = 3 D29 4	$\begin{array}{c c} \hline D30 \\ \hline D29 \\ \hline VL-A19 \\ \hline D28 \\ \hline VL-A19 \\ \hline VL-D19 \\ \hline \end{array}$
VL-A22 A27 2	A28 A27	D28 6 D27 7	$D27 \left\{ VL-B18 \\ VL-A18 \right\}$
$\begin{array}{c} VL-A23 \\ VI-B25 \\ A25 \end{array}$	A26	D26 9	$\frac{D26}{D25}$
(VL-A25) $A24$ 1	<u>99</u> A24	$D24 \frac{10}{12}$	$-\frac{D24}{D22}$ (VL-B16)
VL-B20 A22 1	97 A23 96 A22	D23 D22 13	D22 VL-A15 D21 VL-B15
$\sim \frac{VL-B27}{VL-A28}$ A20 1	95 A21	D21 D20 16	D20 VL-A14 VI B13
$\begin{array}{c} VL-B28 \\ VI - A29 \\ \hline A18 \\ \hline \end{array} \begin{array}{c} A19 \\ A18 \\ \hline \end{array} \begin{array}{c} 1 \\ 1 \\ \hline \end{array}$	$\frac{94}{93}$ A19 6431	$0$ D19 $\frac{18}{19}$	$\frac{D19}{D18}$ VL-A13 VL-B12
(VL-B30) $A1/$ 1	<u>92</u> A17	$D17 \frac{20}{21}$	$-\frac{D17}{D16}$ (VL-A11)
(VL-A30) A15 1	$\begin{array}{ccc} \frac{91}{90} \text{ A16} & \text{VL-Bu} \\ \hline 89 \text{ A15} & \text{Interfa} \\ \hline \end{array}$	<b>ce</b> D15 $\frac{51}{32}$	D15 (VL-B11) D15 (VL-A09) D14 (VL-A09)
$\sim \frac{VL-A31}{VL-B22}$ A13 1	89 A14 88 A13 87 A12	D14 33 D13 34	D13 VL-B10 VL-A08
$\sim \frac{VL-A32}{VL-D24}$ A11 1	86 A12	D12 36	$\begin{array}{c c} \underline{D12} & \underline{VL-M08} \\ \hline \underline{D11} & \underline{VL-B08} \\ \hline \underline{D10} & \underline{VL-A07} \end{array}$
$\begin{array}{c c} VL-A33 \\ \hline VI & P25 \\ \hline A09 \\ \hline \end{array} \begin{array}{c} A10 \\ \hline A09 \\ \hline \end{array} \begin{array}{c} 1 \\ 1 \\ \hline \end{array}$	80 A10	$D10 \frac{37}{39}$	$\begin{array}{c c} \underline{D10} & \underline{VL-M07} \\ \underline{D09} & \underline{VL-B07} \\ \underline{D08} & \underline{VL-A06} \end{array}$
$\left( \frac{\text{VL-A34}}{\text{A07}} \right) \frac{\text{A08}}{\text{A07}} $	79 78 A8	$D8 \frac{40}{42}$	$-\frac{D08}{D07}$ (VL-B05)
$\begin{array}{c} VL-B30\\ VL-A36 \end{array}$ A06 1	77 A7 76 A6	$     D7 \frac{+2}{43} \\     D6 \frac{43}{45} $	$\frac{1006}{1006} \left( \frac{\text{VL-A05}}{\text{VL-B04}} \right)$
$\sim \frac{VL-B3}{VL-A37}$ A04 1	75 A5	D5 46	$\overline{\text{D04}}$ VL-A04 VL-B03
<u>VI P20</u> A03 I	$\begin{array}{c} \underline{74} \\ \underline{73} \\ \underline{A2} \end{array}$	D3 48	$\begin{array}{c} \underline{D03} \\ \underline{D02} \\ \underline{VL} \\ \underline{NL} \\ \underline{B02} \end{array}$
<u>BE3#</u> 1	$\frac{1}{22}$ BE3#	D2 50 D1 51 D0 51	$\begin{array}{c c} \underline{D01} & \underline{VL-B02} \\ \hline \underline{D00} & \underline{VL-A01} \\ \hline \underline{VL-B01} \end{array}$
$\left( \begin{array}{c} VL-A42 \\ VL-A41 \end{array} \right) \xrightarrow{BE1\#} \qquad \qquad$	D BE2#		This Flash Rom / EPROM
	d BE0#	ROMCS# P <sup>171</sup>	circuit is optional. It is not
ISA-B12 ISA-B11 ISA-MEMW# 10K 0.1		_	requiredformotherboard implementations where the
(ISA-B09) $+12V$ $ (-$	$\frac{1}{27F256}$		Graphics Controller BIOS is included in the system BIOS.
ISA-A17 ISA-A18 ISA-A13	$ \begin{array}{c} 1 \\ \hline 29 \\ \hline 28 \\ \hline 413 \\ \hline CEP \end{array} $		PCBs layouts designed for a
(ISA-A19) $ISA-A12$	$\begin{array}{r} 4 \text{ A13 CED} \\ \hline 25 \text{ A12 } \text{Vpp} \frac{3}{30} \\ \hline 23 \text{ A11 } \text{ Vcc} \frac{3}{23} \end{array}$	●-+5V	32-pin Flash ROM as shown
ISA-A20 ISA-A21 ISA-A20	$26^{A10}$ Vcc $32$	• 19	in this circuit will also accomodate a 28-pin 27256
(ISA-A22) ISA-A2 (ISA-A23) ISA-A8 (ISA-A24) ISA-A7	$\begin{array}{c} 20 \\ \hline 27 \\ \hline 8 \\ \hline 5 \\ \hline 8 \\ \hline 7 \\ 7 \\$	= 11	EPROM in pins 3-30.
ISA-A25 ISA-A6	6 A D D 20	12 8	ISA-D06 - ISA-A02
(ISA-A26) $(ISA-A3)$ $(ISA-A4)$ $(ISA-A4)$	$-\frac{7}{8}$ A5 D5 19 8 A4 D4 18	14 <sup>L</sup> • 6	ISA-D05 (ISA-A04)
(ISA-A28) $ISA-A3$	$-\frac{9}{10}$ A3 D3 $\frac{17}{15}$	16 p 4	ISA-D02 [ISA-A06]
ISA-A30 ISA-A1	11  A2  D2 14  D2 14  D1 13	$\begin{array}{c c} 10 \\ \hline 17 \\ \hline 18 \\ 245 \\ \hline 2 \\ \hline \end{array}$	ISA-DO1 ISA-A07
(ISA-ASI)	AU DU		
Circuit Exa	mple - 64310 V	VL Bus Interface	

®















Note: The RGB DAC uses 'analog' ground as a reference; all internal digital logic uses 'digital ground' as a reference. Connections are shown separately for information purposes only. Chips and Technologies, Inc. recommends a solid ground plane for connection of all grounds.





#### Optional Interface - 16-Bit Video Overlay Input

Note: The RGB DAC uses 'analog' ground as a reference; all internal digital logic uses 'digital ground' as a reference. Connections are shown separately for information purposes only. Chips and Technologies, Inc. recommends a solid ground plane for connection of all grounds.



J



## **Electrical Specifications**

#### ABSOLUTE MAXIMUM CONDITIONS

Symbol	Parameter	Min	Тур	Max	Units
P <sub>D</sub>	Power Dissipation	_	_	1	W
V <sub>CC</sub>	SupplyVoltage	-0.5	_	7.0	V
V <sub>I</sub>	InputVoltage	-0.5	_	V <sub>CC</sub> +0.5	V
V <sub>O</sub>	OutputVoltage	-0.5	_	V <sub>CC</sub> +0.5	V
T <sub>OP</sub>	OperatingTemperature(Ambient)	-25	_	85	°C
T <sub>STG</sub>	StorageTemperature	-40	_	125	°C

Note: Permanent device damage may occur if Absolute Maximum Ratings are exceeded.

Functional operation should be restricted to the conditions described under Normal Operating Conditions.

#### NORMAL OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Units
V <sub>CC</sub>	Supply Voltage (5V $\pm 10\%$ )	4.5	5	5.5	V
T <sub>A</sub>	AmbientTemperature	0	_	70	°C

#### **DC CHARACTERISTICS**

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Тур	Max	Units
I <sub>CCDE</sub>	Power Supply Current	0°C, <b>5.5V</b> , 72 MHz MCLK	_	150	170	mA
I <sub>IL</sub>	Input Leakage Current		-100	_	+100	μΑ
I <sub>OZ</sub>	Output Leakage Current	HighImpedance	-100	_	+100	μΑ
V <sub>IL</sub>	Input Low Voltage	All input pins	-0.5	_	0.8	V
V <sub>IH</sub>	Input High Voltage	All input pins except clocks	2.0	_	V <sub>CC</sub> +0.5	V
		LCLK, (MCLK, VCLK if external)	2.8	_	V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output Low Voltage	Under max load per table below (5V)	_	_	0.5	V
V <sub>OH</sub>	Output High Voltage	Under max load per table below (5V)	V <sub>CC</sub> -0.5	_	_	V
ESR	Equivalent Series Resistance	XTAL In, XTAL Out Crystal Oscillator	_	_	100	



#### DC DRIVE CHARACTERISTICS - VL-BUS

(Under Normal Operating Conditions Unless Noted Otherwise)

			I <sub>OH</sub>	I <sub>OL</sub>	
Parameter	Output Pins	DC Test Conditions	Min	Min	Units
OutputDrive	LRDY#, LDEV#, IRQ9	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-36	24	mA
	D0-31	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-16	8	mA
	ROMCS#	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-4	4	mA

#### DC DRIVE CHARACTERISTICS - PCI BUS

(Under Normal Operating Conditions Unless Noted Otherwise)

			I <sub>OH</sub>	I <sub>OL</sub>	
Parameter	Output Pins	DC Test Conditions	Min	Min	Units
OutputDrive	LRDY#, LDEV#, SERR#, PERR#, D0-31	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-36	24	mA
	STOP#, PAR	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-36	8	mA
	IRQ9	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-16	8	mA
	ROMCS#	$V_{OUT} = V_{OL} = 2.4 V, V_{CC} = 5V, C_{L} = 50 pF$	-4	4	mA

#### DC DRIVE CHARACTERISTICS - MEMORY

(Under Normal Operating Conditions Unless Noted Otherwise)

			I <sub>OH</sub>	I <sub>OL</sub>	
Parameter	Output Pins	DC Test Conditions	Min	Min	Units
OutputDrive	MA1-4, XA1-4	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-16	16	mA
	CASAL0-1#, CASAH0-1#, WE#, OE#	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-12	12	mA
	CASBL0-1#, CASBH0-1#	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-12	12	mA
	MA0, MA5-8, RASA#, RASB#	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-8	8	mA
	XCAS0-1#, XWE#, XOE#, XD0-3	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-4	4	mA
	MAD0-15,MBD0-15	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-4	4	mA

#### DC DRIVE CHARACTERISTICS - DISPLAY, GPIO (Under Normal Operating Conditions Unless Noted Otherwise)

			I <sub>OH</sub>	I <sub>OL</sub>	
Parameter	Output Pins	DC Test Conditions	Min	Min	Units
OutputDrive	HSYNC, VSYNC	$V_{OUT} = V_{OL} = 2.4 V, V_{CC} = 5V, C_L = 50 pF$	-12	12	mA
	PCLK	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-8	8	mA
	VID0-7, KEY, GPIO2-3, GPIO5-7	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-4	4	mA

#### DC DRIVE CHARACTERISTICS - CLOCK

(Under Normal Operating Conditions Unless Noted Otherwise)

			I <sub>OH</sub>	I <sub>OL</sub>	
Parameter	Output Pins	DC Test Conditions	Min	Min	Units
OutputDrive	MCLK	$V_{OUT} = V_{OL} = 2.4V, V_{CC} = 5V, C_{L} = 50pF$	-2	2	mA
	XTALO	$V_{OUT} = V_{OL} = 2.4 V, V_{CC} = 5 V, C_{L} = 25 pF$	-1	1	mA



#### DAC CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Тур	Max	Units
f <sub>MAX</sub>	ClockRate		-	-	85	MHz
	DAC-to-DACCorrelation	See Note 1	_	-	5	%
	DAC-to-DACCrosstalk		_	TBD	_	dB
	Output Skew	See Note 2	-	-	2	ns
	Output Settling Time	See Note 3	-	13	_	ns
	Output Rise / Fall Time	10% to 90%	_	-	5	ns
	ComparatorSensitivity		-	50	_	mV
	OutputCurrent	See Note 4				
	White referenced to Black		_	_	30	mA
	Black referenced to Blank		_	-	50	μΑ
	Blank Level		0	_	50	μΑ

Note: Monotonicity is guaranteed by design.

Unless otherwise specified, Analog Output Load = 50, 30 pF.

Note 1: Correlation is measured about the midpoint of the Red, Green, and Blue DAC outputs at full scale.

Note 2: Measured from the 50% point of the Red, Green, and Blue DAC outputs when switching from black level to full scale.


Note 3: Settling time is measured from 50% of the full scale transition to the output remaining within  $\pm 1$  LSB of the final value.


Note 4: Measured with RSET = 383 , LOAD = 50 , 10pF.



#### AC TIMING CHRACTERISTICS - EXTERNAL CLOCK TIMING

Symbol	Parameter	Notes	Min	Тур	Max	Units
T <sub>C</sub>	CLK Period	65 MHz external VCLK	15.38	_	_	nS
T <sub>CH</sub>	CLK High Time		0.45T <sub>C</sub>	_	0.55T <sub>C</sub>	nS
T <sub>CL</sub>	CLK Low Time		0.45T <sub>C</sub>	_	0.55T <sub>C</sub>	nS
T <sub>M</sub>	MCLK Period	65 MHz external MCLK	15.38	_	_	nS
T <sub>MH</sub>	MCLK High Time		0.45T <sub>M</sub>	_	$0.55T_{M}$	nS
T <sub>ML</sub>	MCLK Low Time		0.45T <sub>M</sub>	_	0.55T <sub>M</sub>	nS
T <sub>RF</sub>	Clock Rise / Fall		_	_	4	nS
T <sub>REF</sub>	Reference Clock Period	Reference clock for internal synthesizer	50	69.8	100	nS






### External Clock Timing

#### AC TIMING CHARACTERISTICS - RESET TIMING

Symbol	Parameter	Notes	Min	Тур	Max	Units
TPOR	Power on to RESET / RESET# active delay		_	_	1	S
Tres	RESET / RESET# Pulse Width		64Тм	_	_	nS
TCSU	Configuration setup time		20	_	—	nS
TCHD	Configuration hold time		5	_	_	nS






#### 64310 AC TIMING CHARACTERISTICS - PCI BUS FRAME

Symbol	Parameter	Notes	Min	Max	Units
T <sub>FRS</sub>	FRAME# Setup to CLK		7	—	nS
T <sub>CMS</sub>	C/BE#[3:0] (Bus CMD) Setup to CLK		7	_	nS
T <sub>CMH</sub>	C/BE#[31:0] (Bus CMD) Hold from CLK		2	_	nS
T <sub>BES</sub>	C/BE#[3:0] (Byte Enable) Setup to CLK		7	_	nS
T <sub>BEH</sub>	C/BE#[3:0] (Byte Enable) Hold from CLK		2	_	nS
T <sub>ADS</sub>	AD[31:0] (Address) Setup to CLK		7	_	nS
T <sub>ADH</sub>	AD[31:0] (Address) Hold from CLK		2	_	nS
T <sub>DAS</sub>	AD[31:0] (Data) Setup to CLK		7	_	nS
T <sub>DAH</sub>	AD[31:0] (Data) Hold from CLK		2	_	nS
T <sub>TZH</sub>	TRDY# High Z to High from CLK		_	11	nS
T <sub>THL</sub>	TRDY# Active from CLK		_	11	nS
T <sub>TLH</sub>	TRDY#Inactive from CLK		_	11	nS
T <sub>THZ</sub>	TRDY# High before High Z		1	1	CLK
T <sub>DZH</sub>	DEVSEL# High Z to High from CLK		_	11	nS
T <sub>DHL</sub>	DEVSEL# Active from CLK		_	11	nS
T <sub>DLH</sub>	DEVSEL#Inactive from CLK		_	11	nS
T <sub>DHZ</sub>	DEVSEL# High before High Z		1	1	CLK
T <sub>TDS</sub>	Read Data Setup to TRDY# Active		7	_	nS
T <sub>TDH</sub>	Read Data Hold from TRDY# Inactive		2	_	nS
T <sub>ISC</sub>	IRDY# Setup to CLK		7	_	nS
T <sub>IHC</sub>	IRDY# Hold from CLK		2	_	nS






**Note:** The above diagram shows a typical PCI bus read cycle which requires a bus turn-around cycle between address output and data input on AD31:0. PCI bus write cycles do not require this bus turnaround cycle so the write data is available from the bus master immediately after address output (in clock cycle 2 instead of clock cycle 3).

**Note:** Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 65MHz. Electrical specifications contained herein are preliminary and subject to change without notice.



#### 64310 AC TIMING CHARACTERISTICS - PCI BUS STOP

Symbol	Parameter	Notes	Min	Max	Units
T <sub>SZH</sub>	STOP# High Z to High from CLK		_	11	nS
T <sub>SHL</sub>	STOP# Active from CLK		-	11	nS
T <sub>SLH</sub>	STOP# Inactive from CLK		_	11	nS
T <sub>SHZ</sub>	STOP# High before High Z		1	1	CLK






### DC TIMING CHARACTERISTICS - 486 LOCAL BUS TIMING

Symbol	Parameter	Notes	Min	Тур	Max	Units
T <sub>BCLK</sub>	Local Bus Clock Cycle Time	50MHz	20			ns
T <sub>CLKL</sub>	Local Bus Clock Low Time	Duty Cycle 45/55	9	10	11	ns
T <sub>CLKH</sub>	Local Bus Clock High Time	Duty Cycle 45/55	9	10	11	ns
T <sub>LDS</sub>	Delay from Address Valid to LDEV#		0	_	20	ns
T <sub>LDH</sub>	LDEV#Inactive from Address Not Valid		0	_	20	ns
T <sub>ADSS</sub>	ADS# Setup to BCLK rising edge		4	_	_	ns
T <sub>ADSH</sub>	ADS# Hold from BCLK rising edge		5	_	_	ns
T <sub>AS</sub>	Address, M/IO#, R/W# Setup to End of T1		4	_	-	ns
T <sub>AH</sub>	Address, M/IO#, R/W# Hold from End of T1		T <sub>CLKH</sub> +8	_	_	ns
T <sub>RDS</sub>	LRDY# Setup Time from Start of final T2		18	_	_	ns
T <sub>RDH</sub>	LRDY# Hold Time from End of T2		0	_	15	ns
T <sub>RRDS</sub>	RDYRTN# Setup Time to End of final T2		18	_	_	ns
T <sub>RRDH</sub>	RDYRTN# Hold Time from End of final T2		0	_	15	ns
T <sub>DRS</sub>	Read Data Setup Time to End of final T2		18	_	_	ns
T <sub>DRH</sub>	Read Data hold Time from End of final T2		0	_	15	ns
T <sub>DWS</sub>	Write Data Setup Time to End of first T2		18	_	-	ns
T <sub>DWH</sub>	Write Data hold Time from End of final T2		0	_	15	ns





Note: Electrical specifications contained herein are preliminary and subject to change without notice.



				MCLK	Frequenc	y (MHz	z)
				72.0	64.3	52.9	
					Access		
	Parameter	Min	Max	-6	-7	-8	Units
T <sub>RC</sub>	Read/WriteCycleTime	9T <sub>M</sub> -5	_	120.0	135.1	165.1	ns
T <sub>RAS</sub>	RAS# Pulse Width (Min)	5T <sub>M</sub> -5	See Note 1	64.4	72.8	89.5	ns
T <sub>RP</sub>	RAS# Precharge	4T <sub>M</sub> -5	_	50.6	57.3	70.6	ns
T <sub>CRP</sub>	CAS# to RAS# precharge	4T <sub>M</sub> -7	_	48.6	55.3	68.6	ns
T <sub>CSH</sub>	CAS# Hold from RAS#	5T <sub>M</sub> -5	-	63.4	72.8	88.5	ns
T <sub>RCD</sub>	RAS# to CAS# delay	3T <sub>M</sub> -5		36.7	41.7	51.7	ns
			3T <sub>M</sub> +5	46.7	51.7	61.7	ns
T <sub>RSH</sub>	RAS# Hold from CAS#	2T <sub>M</sub> -5	_	22.8	26.1	32.8	ns
T <sub>CP</sub>	CAS# Precharge	T <sub>M</sub> -3.9	_	10.0	11.7	15.0	ns
T <sub>CAS</sub>	CAS# Pulse Width	2T <sub>M</sub> -5	_	22.8	26.1	32.8	ns
T <sub>WP</sub>	WE# Pulse Width	2T <sub>M</sub> -5	_	22.8	26.1	32.8	ns
T <sub>ASR</sub>	Row Address Setup to RAS#	(3T <sub>M</sub> /2)-15	_	-15.0	-15.0	-15.0	ns
T <sub>ASC</sub>	Column Address Setup to CAS#	(3T <sub>M</sub> /2)-15	_	-15.0	-15.0	-15.0	ns
T <sub>RAH</sub>	Row Address Hold from RAS#	T <sub>M</sub> -3.9	_	-3.9	-3.9	-3.9	ns
T <sub>CAH</sub>	Column Address Hold from CAS#	(3T <sub>M</sub> /2)-5.8	_	-5.8	-5.8	-5.8	ns
T <sub>CAC</sub>	Data Access Time from CAS#	_	2T <sub>M</sub> -7.8	-7.8	-7.8	-7.8	ns
T <sub>AA</sub>	Data Access Time from Column Address	_	3T <sub>M</sub> -11.7	-11.7	-11.7	-11.7	ns
T <sub>RAC</sub>	Data Access time from RAS#	-	5T <sub>M</sub> -5	-5.0	-5.0	-5.0	ns
T <sub>DSC</sub>	Write Data Setup to CAS#	T <sub>M</sub> -7	_	-7.0	-7.0	-7.0	ns
T <sub>DHC</sub>	Write Data Hold from CAS#	(3T <sub>M</sub> /2)-5.8	_	-5.8	-5.8	-5.8	ns
T <sub>PC</sub>	CAS#Cycle Time	3T <sub>M</sub> -1.7	_	-1.7	-1.7	-1.7	ns


#### AC TIMING CHARACTERISTICS - DRAM READ/WRITE TIMING

Note: Parameters printed in **bold** are the limiting cases for industry standard DRAM specifications.

Note 1:


Maximum RAS pulse width may be as high as 2+(256\*3) memory clock cycles =  $770T_M$  if the BitBlt Engine is given full memory bandwidth. This depends on other events which have higher priority including refresh cycles and display update.





Note: The above diagram represents a typical page mode read cycle. The number of actual CAS cycles may vary.






Note: The above diagram represents a typical page mode write cycle.



#### AC TIMING CHARACTERISTICS - REFRESH TIMING

				MCLK Frequency (MHz)					
				72.0	64.3	52.9			
				DRAM	<b>1</b> Access	Time			
Symbol	Parameter	Min	Max	-6	-7	-8	Units		
T <sub>CHR</sub>	RAS to CAS delay	5T <sub>M</sub> -6	_	63.4	71.8	88.5	ns		
T <sub>CSR</sub>	CAS to RAS delay	2T <sub>M</sub> -7.5	_	20.3	23.6	30.3	ns		
TRAS	RAS pulse width	5T <sub>M</sub> -5	_	64.4	72.8	89.5	ns		




CAS-Before-RAS (CBR) DRAM Refresh Cycle Timing



#### AC TIMING CHARACTERISTICS - CRT VIDEO TIMING

Symbol	Parameter	Notes	Min	Тур	Max	Units
T <sub>VIDS</sub>	PCLK Setup to P7:0, BLANK#	PCLK = 45MHz	3	_	19.2	ns
T <sub>VIDH</sub>	PCLK Hold from P7:0, BLANK#	PCLK = 45MHz	3	_	19.2	ns
T <sub>SYN</sub>	HSYNC, VSYNC delay from PCLK		-	_	40	ns

Note: Output load on PCLK, P7:0, and BLANK# = 30pF




CRT Video Data and Control Signal Timing

#### AC TIMING CHARACTERISTICS - VIDEO OVERLAY INPUT TIMING


Symbol	Parameter	Notes	Min	Тур	Max	Units
T <sub>VS</sub>	KEY, VID15:0 Setup to PCLK rising edge		15	_	_	ns
T <sub>VH</sub>	KEY, VID15:0 Hold from PCLK rising edge		0	_	_	ns


**Note:** Output load on PCLK = 30pF





## Mechanical Specifications







Chips and Technologies, Inc. 2950 Zanker Road San Jose, California 95134 Phone: 408-434-0600 Telex: 272929 CHIPS UR FAX: 408-526-2275 Title: 64310 Data Sheet

Publication No.: DS174 Stock No.: 010174-000 Revision No.: 1.0 Date: 12/6/94