

PRELIMINARY

February 1996

Data Sheet Revision 1.1

High Performance Flat Panel / CRT GUI Accelerator

65548

CopyrightNotice

Copyright © 1995-96, Chips and Technologies, Inc. ALL RIGHTS RESERVED.

This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the express written permission of Chips and Technologies, Inc.

RestrictedRightsLegend

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.277-7013.

TrademaAkknowledgement

CHIPS Logotype, CHIPSlink, CHIPSPort, ELEAT, LeAPSet, NEAT, NEATsx, PEAK, PRINTGINE, SCAT, SuperMathDX, SuperState and WINGINE are registered trademarks of Chips and Technologies, Incorporated.

HiQVideo, Unified Architecture, Unified Memory, and XRAM Video Cache are trademarks of Chips and Technologies, Incorporated.

IBM® AT, XT, PS/2, Micro Channel, Personal System/2, Enhanced Graphics Adapter, Color Graphics Adapter, Video Graphics Adapter, IBM Color Display, and IBM Monochrome Display are trademarks of International Business Machines Corporation.

Hercules is a trademark of Hercules Computer Technology.

386SX, 387, 486, and i486 are trademarks of Intel Corporation.

MS-DOS and Windows are trademarks of Microsoft Corporation.

MultiSync is a trademark of Nippon Electric Company (NEC).

Brooktree and RAMDAC are trademarks of Brooktree Corporation.

Inmos is a trademark of Inmos Corporation.

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

VESA® is a registered trademark of Video Electronics Standards Association.

VL-Bus is a trademark of Video Electronics Standards Association.

All other trademarks are the property of their respective holders.

Disclaimer

This document is provided for the general information of the customer. Chips and Technologies, Inc., reserves the right to modify the information contained herein as necessary and the customer should ensure that it has the most recent revision of the data sheet. CHIPS makes no warranty for the use of its products and bears no responsibility for any errors which may appear in this document. The customer should be on notice that the field of personal computers is the subject of many patents held by different parties. Customers should ensure that they take appropriate action so that their use of the products does not infringe upon any patents. It is the policy of Chips and Technologies, Inc. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.



65548 **High Performance** Flat Panel / CRT GUI Accelerator

- Highly integrated design (Flat Panel / CRT GUI Accelerator, RAMDAČ, Clock Synthesizer)
- Multiple Bus Architecture for direct interface to: 32-bit 486 CPU Local Bus
 - 32-bit VL-Bus (up to 40 MHz)
 - 32-bit PCI Bus with Burst Mode & BIOS ROM support
 - Little & Big Endian data format support for PCI Bus
- Flexible Display Memory Configurations
 - One 256Kx16 DRAM (512KB)
 - Four 256Kx4 DRAMs (512KB)
 - Two 256Kx16 DRAMs (1MB)
- Advanced frame buffer architecture uses available display memory, maximizing integration and minimizing chip count
- Integrated programmable linear address feature accelerates GUI performance
- High performance resulting from write buffer and internal asynchronous FIFO design
- High Performance Embedded XRAM Video Cacheтм
- Hardware Windows Acceleration
 - 32-bit Graphics Engine
 - System-to-Screen & Screen-to-Screen BitBLT
 - 3-Operand Raster-Op's
 - Color Expansion -
 - Optimized for WindowsTM BitBLT format
 - Hardware Line Drawing
 - 64x64x2 Hardware Cursor
- Hardware Pop-up Icon
 - 64x64 pixels by 4 colors
 - 128x128 pixels by 2 colors
- Mixed 3.3V and 5.0V Operation
- Composite Sync for NTSC / PAL Output

- Interface to VESA Advanced Feature Connector (VAFC) or CHIPS' PC Video to display "live" video on flat panel displays
- Supports panel resolutions up to 1280x1024 including \$00x600 and 1024x768
- Supports non-interlaced CRT monitors with resolutions up to 1024x768 / 256 colors
- True-color and Hi-color display capability with flat panels and CRT monitors up to 640x480 resolution
- Direct interface to Color and Monochrome Dual Drive (DD) and Single Drive (SS) STN and TFT panels (supports 8, 9, 12, 15, 16, 18 and 24-bit data interfaces)
- Advanced power management features minimize power consumption during:
 - Normal operation

 - Standby (Sleep) modesPanel-Off Power-Saving Mode
 - XRAM Video CacheTM
- VESA interface standards support
 - DPMS for CRT power-down
 - DDC for CRT Plug-n-Play
- Flexible on-chip Activity Timer facilitates ordered shut-down of the display system
- Power Sequencing control outputs regulate application of supply voltage to the panel and to the inverter for backlight operation
- Display centering / stretching features improve display on large panels (e.g., VGA text may be expanded for optimal fit on 800x600 panels)
- Text Enhancement and SMARTMAPTM features improve text legibility and contrast
- Fully Compatible with IBM® VGA
- EIAJ-standard 208-pin plastic flat pack





Revision History

<u>Revision</u>	Date	By	Comment			
0.1	8/94	DH	Draft - Internal Review (Features and Intro)			
0.2	8/22/94	DH	Draft - Internal Review (Added Pinouts)			
0.3	9/13/94	DH	Draft - Internal Review (Added Registers & Application Schematics)			
0.4	9/19/94	DH	Updated register descriptions and schematics			
0.5	11/18/94	DH	Updated register descriptions			
0.10	11/10/2	211	Removed 2MB DRAM feature			
			Modified schematics to show recommendations for 65550-compatibility Added preliminary 65550 pinouts to show future enhanced DRAM support			
0.6	12/12/94	DH	Added RGB-NTSC converter application schematics			
	Added target specs for operating frequencies & supported m		Added target specs for operating frequencies & supported modes			
			Added electrical specifications			
0.7	3/95	DH/KT/bb	Added full Pin Descriptions			
			Fixed typographical error in XR74 description			
			Fixed typographical error in Feature List (memory configurations)			
			Updated Video Mode tables			
			Updated Extension Registers			
			Remove reference to ISA Bus			
			Remove reference to Hercules mode			
			Added PCI BIOS ROM Timing			
			Added AC Test Conditions			
0.8	4/95	IT/MS/bb	Official API Release			
0.9 5/19/95 IT/MS/bb Updated Pin List and Pin Descriptions		Updated Pin List and Pin Descriptions				
			Updated Application Schematics to reflect pin 204 as no connect			
			Updated Mechanical Spec			
1.0			Official Preliminary Release			
1.0	6/21/95	TT/MS/bb	Updated Mechanical Spec (BGA)			
			Added Pinout and Package (BGA)			
			Fixed Extension Register (XRIF)			
			Fixed Extension Register (XRUS)			
			Updated Pin Descriptions and Pin Lists			
			Updated PCI Bus Interface Circuit Example			
			Updated Panel Interface Examples Modified 22 Dit Desisters (DD02) and (DD02)			
			Moullieu 52-Dil Registels (DR02) alla (DR05)			
			Changed Min and Max form 20 to 25 in the AC Timing Characteristics			
			L ceal Bus Clock (40 MHz)			
			Local Dus Clock (40 MILZ)			
			Changed target DRAM from 68 MHz to 75 MHz			
11	1/5/96	AS/bb	Undated AC Timing Characteristics			
1.1	1/5/70	110/00	Undated Support Video Modes			
			Fixed PCI ROM Base Register (RBASE)			
			Undate Pin 199 and Pin 200			
			Undate PCI Bus Interface			
			Update AC Timing Characteristics - Panel Output Timing			
			Delete BGA Specifications			



Table of Contents

Section

Section

<u>Page</u>

Page

Introduction / Overview	7
65545 vs. 65548 Performance	8
Minimum Chip Count / Board Space	8
CPU Bus Interface	10
High Performance Features	10
65548 Acceleration	10
65548 Hardware Cursor	10
PC Video / Overlay Support	10
Display Interface	11
Flat Panel Displays	11
Panel Power Sequencing	11
CRT Displays	11
Simultaneous Flat Panel / CRT Display	15
Display Enhancement Features	15
"True-Gray" Gray Scale Algorithm	15
RGB Color to Gray Scale Reduction	15
Smartiviap ^{1M}	15
Vertical and Harizantal Comparation	10
Vertical and Horizonial Compensation	10
Normal Operating Mode	17
Mixed 2.2V and 5V Operation	17
Panal Off Mode	17
Standby Mode	17
CPT Power Management (DPMS)	$17 \\ 17$
CPU Activity Indicator / Timer	18
Full Compatibility	18
Write Protection	18
Extension Registers	18
Panel Interface Registers	18
Alternate Panel Timing Registers	18
Context Switching	18
Reset. Setup. and Test Modes	19
Reset Mode	19
Setup Mode	19
Tri-State Mode	19
ICT (In-Circuit-Test) Mode	19
Chip Architecture	20
Sequencer	20
CRT Controller	20
Graphics Controller	20
Attribute Controller	20
VGA / Color Palette DAC	20
Clock Synthesizers	21
Configuration Inputs	22
Virtual Switch Register	22
Light Pen Registers	22
BIUS KUM Interface	22
Application Schematica	22
Application Schematics	23

Pinouts	25
Pin Diagram Summary of Pin Changes (65545/65548) Pin Lists Pin Descriptions - CPU/VL-Bus Interface Pin Descriptions - PCI Bus Interface Pin Descriptions - Display Memory Pin Descriptions - Flat Panel Interface Pin Descriptions - CRT and Clock Interface Pin Descriptions - Power / Gnd / Standby	25 26 27 33 36 39 41 42 44
Register and Port Address Summaries	45
I/O Map CGA Registers EGA Registers VGA Registers VGA Indexed Registers Extension Registers 32-Bit Registers PCI Configuration Registers	45 46 46 47 48 51 52
Register Descriptions	53
Global Control (Setup) Registers PCI Configuration Registers General Control & Status Registers CGA Registers Sequencer Registers CRT Controller Registers Graphics Controller Registers Attribute Controller and	55 56 60 62 65 69 83
VGA Color Palette Registers Extension Registers 32-Bit Registers	91 97 161



Table of Contents

Section

Page

Page

Functional Description	173
System Interface Functional Blocks Bus Interface VL-Bus Interface Direct Processor Interface PCI Interface	173 173 173 173 173 173 173
Display Memory Interface Memory Architecture Memory Chip Requirements	174 174 174
Clock Synthesizer MCLK Operation VCLK Operation Programming the Clock Synthesizer . Programming Constraints Programming Example PCB Layout Considerations	175 175 176 176 176 177 177
VGA Color Palette DAC	178
BitBLT Engine Bit Block Transfer Sample Screen-to-Screen Transfer Compressed Screen-to-Screen Transfer . System-to-Screen BitBLTs	179 179 180 181 183
Hardware Cursor Programming Cursor Data Array Format & Layout Display Mem Base Addr Formation . VGA Controller Programming Copying Cursor Data to Disp Mem Setting Position, Type, & Base Addr	185 185 185 186 186 186 186
Flat Panel Timing	187
Overview	187 187 187 188 188 188 188 188 188 188

Section	Page
Programming and Parameters	203
General Programming Hints	203
Parameters for Initial Boot	205
Parameters for Emulation Modes	206
Parameters for Monochrome LCD Panels	
(Panel Mode Only)	207
Parameters for Monochrome LCD Panels	
(Simultaneous Mode Display)	208
Parameters for Color TFT Panels	
(Panel Mode Only)	209
Parameters for Color IFI Panels	210
(Simulateous Wode Display)	210
(Panel & Simultaneous Mode Display)	211
Parameters for Color STN SS Panels	211
(Extended 4-bit Pack)	212
Parameters for Color STN DD Panels	
(Panel & Simultaneous Mode Display)	213
Parameters for Plasma Panels	214
Parameters for EL Panels	215
Application Schematics	217
DCI Dug Interface	217
VI - Bus / 486 CPU Local Bus Interface	210
VI_Bus BIOS Interface	$\frac{21}{220}$
Display Memory / VAFC Video Port	220
Display Memory / VAFC Video Port	222
PC-Video Video Port	223
CRT / Panel Interface	224
RGB-to-NTSC Encoder	225
Panel Interface Examples	227
Electrical Specifications	253
Absolute Maximum Conditions	253
Normal Operating Conditions	253
DAC Characteristics	253
DC Characteristics	254
DC Drive Characteristics	254
Output Drive Capacity	255
AC Characteristics	
Reference Clock Timing	255
Clock Generator Timing	256
Reset Timing	257
Bus Timing	258
AC Test Conditions	201
PCI Dus Fraine Timing	202
PCI BIOS BOM Timing	204
DRAM Timing	204
Video Input Port Timing	269
CRT Output Timing	269
Panel Output Timing	270
Mechanical Specifications	271
Plastic 208-PFP Package Dimensions	271
	- / 1



List of Tables

<u>Table</u>

<u>Table</u>

Page

Page

Display Capabilities	9
Supported Video Modes - VGA	12
Supported Video Modes - Extended	13
Vcc Pin to Interface Pin Correspondence	17
Reset/Setup/Test/Standby/Panel-Off Modes	19
Configuration Pin Summary	22
Pin List	27
Pin Descriptions	33
Standby Mode Panel Output Signal Status Standby Mode Memory Output Signal Status. Bus Signal Status During Standby Mode I/O Map Register Summary - CGA Mode Register Summary - EGA Mode Register Summary - VGA Mode Register Summary - Indexed Registers Register Summary - Extension Registers Register Summary - 32-Bit Registers Register Summary - PCI Config Registers	43 43 44 45 46 46 46 46 47 48 51 52
Register List - Setup Registers Register List - PCI Configuration Register List - General Control & Status Register List - CGA Registers Register List - Sequencer Register List - CRT Controller Register List - Graphics Controller Register List - Attribute Controller and VGA Color Palette Register List - Extension Registers Register List - 32-Bit Registers	55 56 60 62 65 69 83 91 97 161

Parameters - Initial Boot	205	
Parameters - Emulation Modes		
Parameters - Monochrome LCD-DD		
Panel Mode Only	207	
Simultaneous Mode Display	208	
Parameters - Color TFT LCD		
Panel Mode Only	209	
Simultaneous Mode Display	210	
Parameters - Color STN-SS LCD	-	
Panel & Simultaneous Mode Display	211	
Parameters - Color STN-DD LCD		
8-bit Interface Extended 4-bit Pack	212	
16-bit Interface (with FA)	213	
Parameters - Monochrome Plasma	214	
Parameters - Monochrome FL	215	
	215	
Panel Interface Examples Summary	227	
DK Board Connector Summary	228	
Dir Dourd Connector Bunning	220	
Absolute Maximum Conditions	253	
Normal Operating Conditions	253	
DAC Characteristics	253	
DC Characteristics	254	
DC Drive Characteristics	254	
AC Timing Characteristics	255	
Reference Clock	255	
Clock Generator	256	
Reset	257	
Local Bus Clock	258	
Local Bus Input Setup & Hold	259	
Local Bus Output Valid	260	
Local Bus Float Delay	260	
VI - Bus I DEV#	261	
AC Test Conditions	261	
PCI Bus Frame	261	
PCI Bus Stop	264	
PCI BIOS ROM	264	
DRAM Read / Write	265	
DRAM Read / Modify / Write	205	
DRAM CBR Befrech	268	
DRAM Self_Refresh	200	
Video Input Port	200	
CPT Output	209	
Danal Output	209	
	270	



List of Figures

Figure

Figure

Page

Page

System Diagram	1
Panel Power Sequencing	11
Color Palette / DAC Block Diagram	20
Clock Synthesizer Register Structure	21
Pinout	25
Pin List	27
Pin Descriptions	33
Functional Description	
Clock Synthesizer Register Structure	175
Clock Synthesizer PLL Block Diagram	175
Clock Filter Circuit	177
Clock Power / Ground Layout Example	177
VGA Color Palette DAC Data Flow	178
Possible BitBLT Orientations With Overlap	179
Screen-to-Screen BitBLT	180
BitBLT Data Transfer	181
Differential Pitch BitBLT Data Transfer	182
Flat Panel Timing	
	100

192
193
194
195
196
197
198
199
200
201
202

Application Schematics

PCI Bus Interface	218
VL-Bus / 486 Processor Direct Interface	219
VL-Bus BIOS Interface	220
Display Memory Interface	221
CRT / Panel Interface	224
RGB-to-NTSC Encoder Panel Interface	225

Flat Panel Interface Schematics	
Plasma-16 - Matsushita S804	229
EL-16 - Sharp LJ64ZU50	230
Mono DD - Epson EG9005F-LS	231
Mono DD - Citizen G6481L-FF	232
Mono DD - Sharp LM64P80	233
Mono DD - Sanvo LCM6494-24NTK	234
Mono DD - Hitachi LMG5364XUFC	235
Mono DD - Sanyo LCM-5491-24NAK	236
Mono DD - Epson ECM-A9071	237
Color TFT - Hitachi TM26D50VC2AA	238
Color TFT - Sharp LO9D011	239
Color TFT - Toshiba LTM-09C015-1	240
Color TFT - Sharp LQ10D311	241
Color TFT - Sharp LQ10DX01	242
Color STN SS - Sanvo LM-CK53-22NEZ	243
Color STN SS - Sanyo LCM5327-24NAK	244
Color STN SS - Sharp LM64C031	245
Color STN DD - Kvocera KCI 6448	246
Color STN DD - Hitachi LMG9720XUFC	247
Color STN DD - Sharp LM64C08P	248
Color STN DD - Sanyo LCM5331-22NTK	249
Color STN DD - Hitachi LMG9721XUFC	250
Color STN DD - Tosh, TLX-8062S-C3X	251
Color STN DD - Opt DMF-50351NC-FW.	252
Flectrical Specifications	
Reference Clock Timing	255
Clock Timing	255
Reset Timing	257
L ocal Bus Clock Timing	258
Local Bus Input Setup & Hold Timing	259
Local Bus Output Valid Timing	260
Local Output Float Delay Timing	260
VL-Bus LDEV# Timing	261
AC Test Timing	261
PCI Bus Frame Timing	263
PCI Bus Stop Timing	264
PCI BIOS ROM Timing	264
DRAM Page Mode Read Cycle Timing	266
DRAM Page Mode Write Cycle Timing	266
DRAM Read/Modify/Write Cycle Timing	267
DRAM CAS-Before-RAS (CBR) Timing	268
DRAM 'Self-Refresh' Cycle Timing	268
Video Input Port Timing	260
CRT Output Timing	269
Panel Output Signal Timing	270
Machanical Spacifications	210
weenanical specifications	
	0 - 1



Introduction / Overview

The 65548 High Performance Flat Panel / CRT GUI Accelerator extends CHIPS offering of high performance flat panel controllers for full-featured notebooks / sub-notebooks. The 65548 is fully pin compatible with CHIPS 65545 and offers higher performance and lower graphics sub-system power consumption.

High Performance

The 65548 achieves superior performance through direct 32-bit interface to the processor local bus, Vesa Local Bus, or PCI Local Bus. When combined with CHIPS advanced linear acceleration driver technology, the 65548 offers exceptional performance.

Based on the architecture of the 65545, the 65548 integrates a powerful 32-bit graphics accelerator engine for Bit Block Transfer (BitBLT), line drawing, hardware cursor, and other functions intensively used in Graphical User Interfaces (GUIs) such as Microsoft WindowsTM.

The 65548 integrates CHIPS' proprietary XRAM Video CacheTM technology in order to increase display memory's data throughput and hence offering higher performance.

High Integration

Minimum chip-count, low-power graphics subsystem implementations are enabled through the high integration level of the 65548. This device integrates the VGA-compatible graphics controller, true color RAMDAC, and dual PLL clock synthesizers. The entire graphics sub-system can be implemented with a single 256Kx16 DRAM without external buffers.

For maximum performance, the 65548 supports an additional 256Kx16 DRAM, which provides a 32bit video memory bus and additional display memory support for resolutions up to 1024x768 with 256 colors, 800x600 with 64K colors, and 640x480 with 16M colors. In addition, the 65548 supports PC Video multi-media features simultaneously.

Versatile Panel Support

The 65548 supports a wide variety of monochrome and color Single-Panel, Single-Drive (SS) and Dual-Panel, Dual Drive (DD) passive STN and active matrix TFT / MIM LCD panels. For monochrome panels, up to 64 gray scales are supported. Up to 226,981 different colors can be displayed on passive STN LCDs and up to 16M colors on 18/24-bit active matrix LCDs using the 65548.

The 65548 offers a variety of programmable features to optimize display quality. The 65548 provides horizontal and vertical font stretching, fast vertical centering and programmable vertical stretching in graphics modes for handling modes with less than panel height. Three selectable colorto-grav scale reduction techniques and SMARTMAPTM are available for improving the viewability of color applications on monochrome panels. CHIPS' polynomial FRC algorithm reduces panel flicker on a wider range of panel types with a single setting for a particular panel type. Text mode horizontal expansion is also supported for 800x600 panels.

Low Power Consumption

The 65548 employs a variety of advanced power management features to reduce power consumption of the display sub-system and extend battery life. The 65548's internal logic, memory interface, bus interface, and flat panel interfaces can be independently configured to operate at either 3.3V or 5.0V. The 65548 is optimized for minimum power consumption during normal operation and provides two power-saving modes - Panel Off and Standby. During Panel Off mode, the 65548 turns off the flat panel while the VGA sub-system remains active. The palette may also be automatically shut off during Panel Off mode to further reduce power consumption. During Standby mode, the 65548 suspends all CPU, memory and display activities. In this mode, the 65548 places the DRAM in self-refresh mode and the 65548 reference input clock can be turned off. The 65548 also provides a programmable activity timer which monitors VGA activity. After all display activity ceases, the timer will automatically shut down the panel by either disabling the backlight or by putting the 65548 in Panel Off mode.

Software Compatibility / Flexibility

The 65548 is fully compatible with the VGA graphics standard at the register, gate, and BIOS levels. The 65548 provides full backwards compatibility with the EGA and CGA graphics standards without using NMIs. CHIPS and third-party vendors supply fully VGA-compatible BIOS, end-user utilities and drivers for common application programs (e.g., Microsoft WindowsTM, OS/2, WordPerfect, Lotus, etc.). CHIPS' drivers for Windows include a Big Cursor setting and fast panning / scrolling capabilities.



65545 vs. 65548 Performance

Bus Interface

- PCI Device ID = 00DCh, Chip Version = 0DCh
- PCI BIOS ROM support (256KB space)
- PCI burst mode support (FIFO added for this support will also be used for all memory writes in VL-Bus mode)
- PCI 32-bit register access via I/O operations (65545 allows only memory mapped I/O access)
- PCI will now Target Abort only on I/O cycles with wrong byte enables. Command / address parity errors will generate System Error. Read/write cycles to non-existing registers or memory locations will be ignored (no data will be returned for reads)
- 16/32bpp "Endian Byte Swap" for non-x86 CPUs
- Memory space increased from 2MB to 8MB and PCI I/O Base register removed ("DoubleWord Register" I/O and "Endian Byte Swap" accesses mapped into copies of the base 2MB memory space)
- PCI Palette snooping improved. Palette snooping now enabled with PCI Palette Snooping Enable only. Chip responds to palette reads with Palette Snooping Enabled.
- 40MHz VL-Bus support
- LDEV# tri-stated during standby mode
- RESET# ignored during standby mode
- No response will be generated to PCI CPU cycles while in standby mode
- Power consumption will be reduced in bus interface logic in standby mode (input buffers will be disabled to prevent current consumption as a result of input pin activity)
- Power consumption reduced for IVCC BVCC

Display Memory Interface

Embedded XRAM Video CacheTM (for performance increase and power consumption decrease)
EDO DRAM support

Panel / CRT / Video Port / Misc Interfaces

- Additional configuration inputs for panel-ID
- Video input port support for VAFC standard
- NTSC/PAL output support for VTR C standard
 NTSC/PAL output support (including composite sync selectable on Hsync, ACTI, or ENABKL)
- "32KHz" pin now dedicated to 32 KHz input
- H/V sync driven by 32KHz during standby and paneloff modes to maintain monitor in DPMS mode set prior to entering standby/paneloff
- Activity timer is now reset only by graphics memory writes or by DR register writes (i.e., it is no longer reset by VGA or extension register read/write or graphics memory read accesses)
- Removed restriction in changing from panel-off mode directly to standby mode

Internal Function / Feature Changes

- 9-dot and 10-dot text modes fill the screen with 800x600 panels
- Pop-up Improvements
 - Blink and Transparency capabilities added
 - Auto-zoom function changed (545 applied zoom to both H & V dimensions, 548 has separate auto-zoom controls for H & V)
 - H & V pop-up position may now remain fixed on the screen independent of display resolution or may remain fixed with respect to the onscreen data for compatibility with the 65545
- Changed panel interface shift clock output timing generation to decrease effective frequency to be more compatible with panel operating frequencies for color STN-DD panels (especially 800x600 panels) (DCLK/2.5 instead of DCLK/2)
- Increased flexibility in external frame buffer timing generation
- Clock synthesizer resolution improved (M and N divisors increased from 7 bits to 8 bits each)

Operating Frequency Improvements

Higher frequency operation (especially at 3.3V) due to process improvements, increased depth of internal FIFOs, and data path modifications:

- 80MHz dotclock and 75 MHz memory clock in 8bpp at 3.3V (i.e., approximately 20% speed improvement over the 65545)
- Supported modes for 65548 at 3.3V are the same as for the 65545 at 5V, including 640x480 24bpp simultaneous display on CRT and TFT panels
- Support 800x600 8bpp at 3.3V with simultaneous display on CRT (60Hz / 40MHz dotclock) and STN-DD panels using the embedded frame buffer with 1MB
- Support all standard VGA modes and 640x480 8bpp mode in single DRAM with simultaneous display on CRT and STN-DD panels at 3.3V
- Target DRAM (75 MHz MCLK) is standard -70 non-EDO DRAM (however, to prevent violations of memory timing specs, either -60 standard DRAMs or -70 EDO DRAMs may be required). Supported operating frequencies using <u>faster</u> DRAMs will be the same as for the <u>target</u> DRAM pending completion of chip characterization.

65545 Functions Removed From 65548

- 24-bit PC-Video input option (now 16 or 18 bit)
- Asymmetrical DRAM support
- External clock synthesizer support
- Internal oscillator support
- ISA bus support
- Hercules backwards compatibility support



65548 Display Capabilities				
CRT Mode Resolution Color ⁴		Mono LCD Gray Scales ⁴	DD STN LCD Colors ² , 3, 4	9-Bit TFT LCD Colors 1, 2, 3, 4
320x200	256 / 256K†	61 / 61	256 / 226,981	256 / 185,193
640x480	16 / 256K†	16 / 61	16 / 226,981	16 / 185,193
640x480	256 / 256K†	61 / 61	256 / 226,981	256 / 185,193
640x480	64K	61 / 61	64K	64K
640x480	16M	61 / 61	16M	16M
800x600	16 / 256K†	16 / 61	16 / 226,981	16 / 185,193
800x600	256 / 256K†	61 / 61	256 / 226,981	256 / 185,193
800x600	64K	16 / 61	64K	64K
1024x768	16 / 256K†	16 / 61	16 / 226,981	16 / 185,193
1024x768	256 / 256K†	61 / 61	256 / 226,981	256 / 185,193
1280x1024	16 / 256K†	16 / 61	n/a	n/a

Notes:

1 Larger color palettes and simultaneous colors can be displayed on 12-bit, 18-bit, and 24-bit TFT panels via the 65548 video input port

2 Includes dithering

3 Includes frame rate control

4 Colors are described as number of simultaneous on-screen colors and number of unique colors available in the color palette

† 256K colors assumes DAC output mode is set to 6 bits of R, G, & B. If DAC is set to 8-bit output mode, the number of available colors is 16M



CPU BUS INTERFACE

The 65548 provides a direct interface to:

- 32-bit VL-Bus
- 32-Bit 386/486 CPU local bus
- PCI Bus

Strap options allow the user to configure the chip for the type of interface desired. Control signals for all interface types are integrated on chip. All operations necessary to ensure proper functioning in these various environments are handled in a fashion transparent to the CPU. These include internal decoding of all memory and I/O addresses, bus width translations, and generation of necessary control signals.

HIGH PERFORMANCE FEATURES

The 65548 includes a number of performance enhancement techniques including:

- Direct 32-bit local bus CPU support
- 32-bit interface to video memory
- Linearly addressable display memory
- 32-bit graphics hardware engine
- 64x64x2 hardware cursor

The 65548 provides an optimized 32-bit path from 32-bit CPUs direct to the video memory. Running the 32-bit local bus of the 65548 at CPU speeds up to 33 MHz maximizes data throughput and drawing speed for today's powerful CPU architectures. Addressing pixels linearly maximizes the efficiency of software drivers, enabling the CPU to make the most use of the full 32-bit path through the 65548 controller. Software drivers optimized for linear addressing are available from CHIPS and improve performance up to 80% over standard software methods.

65548 ACCELERATION

Several functions traditionally performed by software have been implemented in hardware in the 65548 to off load the CPU and further improve performance. Three-Operand BitBLT logic supports all 256 logical combinations of Source, Destination, and Pattern. All BitBLTs are executed up to 32-bits per cycle, maximizing the efficiency of memory accesses. A 32-bit color expansion host CPU to transfer allows the engine monochrome "maps" of color images over the system bus at high speeds to the 65548, which decodes the monochrome images into their color Line drawing is also accelerated with form. hardware assistance.

65548 HARDWARE CURSOR

A programmable-size hardware cursor frees software from continuously generating the cursor image on the display. The 65548 supports four types of cursors:

32 x 32	x 2bpp	(and/xor)
64 x 64	x 2bpp	(and/xor)
64 x 64	x 2bpp	(4-color)
128 x 128	x 1bpp	(2-color)

The first two hardware cursor types indicated as 'and/xor' above follow the MS WindowsTM AND/XOR cursor data plane structure which provides for two colors plus 'transparent' (background color) and 'inverted' (background color inverted). The last two types in the list above are also referred to as 'Pop-Ups' because they are typically used to implement pop-up menu capabilities. Hardware cursor / pop-up data is stored in display memory, allowing multiple cursor values to be stored and selected rapidly. The two or four colors specified by the values in the hardware cursor data arrays are stored in on-chip registers as high-color (5-6-5) values independent of the on-chip color lookup tables.

The hardware cursor can overlay either graphics or video data on a pixel by pixel basis. It may be positioned anywhere within screen resolutions up to 2048x2048 pixels. 64x64 'and/xor' cursors may also be optionally doubled in size to 128 pixels either horizontally and/or vertically by pixel replication.

Hardware cursor screen position, type, color, and base address of the cursor data array in display memory may be controlled via the 32-bit 'DR' extension registers.

PC VIDEO / OVERLAY SUPPORT

The 65548 allows up to 18 bits of external RGB video data to be input and merged with the internal VGA data stream. The 65548 supports two forms of video windowing: (i) color key input and (ii) X-Y window keying. The X-Y window key input can be used to position the live video window coordinates. The 65548 can be used in conjunction with Chips and Technologies, Inc. PC Video products to provide portable multimedia solutions.



DISPLAY INTERFACE

The 65548 is designed to support a wide range of flat panel and CRT displays of all different types and resolutions.

Flat Panel Displays

The 65548 supports all flat panel display technologies including plasma, electroluminescent (EL) and liquid crystal displays (LCD). LCD panel interfaces are provided for single panel-single drive (SS) and dual panel-dual drive (DD) configurations. A single panel sequences data similar to a CRT (i.e., sequentially from one area of video memory). In contrast, a dual panel requires video data to be provided alternating from two separate areas of video memory. In addition, a dual drive panel requires the data from the two areas to be provided to the panel simultaneously. Due to its integrated frame buffer and 24-data-line panel interface, the 65548 supports all panels directly. Support for LCD-DD panels does not require external hardware such as a frame buffer. Support for high-resolution, 'high color' flat panels also does not require additional components. The 65548 handles display data sequencing transparently to applications software, providing full compatibility on both CRT and flat panel displays.

9-bit	12-bit		
' <u>512-Color'</u>	<u>'4096-Color'</u>	Dither	<u>FRC</u>
512 (8 ³)	4096 (16 ³)	No	No
3,375 (15 ³)	29,791 (31 ³)	No	Yes
24,389 (29 ³)	226,981 (61 ³)	Yes	No
185,193 (57 ³)	1,771,561 (121 ³)	Yes	Yes

There is currently no standard interface for flat panel displays. Interface signals and timing requirements vary between panel technologies and suppliers. The 65548 provides register programmable features to allow interfacing to the widest possible range of flat panel displays. The 65548 provides a direct interface to panels from vendors such as Sharp, Sanyo, Epson, Seiko Instruments, Oki, Toshiba, Hitachi, Fujitsu, NEC, Matsushita/Panasonic, and Planar.

PANEL POWER SEQUENCING

Flat panel displays are extremely sensitive to conditions where full biasing voltage VEE is applied to the liquid crystal material without enabling the control and data signals to the panel. This results in severe damage to the panel and may disable the panel permanently. The 65548 provides a simple and elegant method to sequence power to the flat panel display during various modes of operation to conserve power and provide safe operation to the flat panel. The 65548 provides three pins called ENAVEE, ENAVDD and ENABKL to regulate the LCD Bias Voltage (VEE), the driver electronics logic voltage (VDD), and the backlight voltage (BKL) to provide intelligent power sequencing to the panel. The timing diagram below illustrates the power sequencing cycle. In the 65548, the power on/off delay time (TPO) is programmable (with a default of 32 mS).

The 65548 initiates a 'panel off' sequence if the STNDBY# input is asserted (low), or if XR52 bit-4 is set to a '1' putting the chip into STNDBY mode. The 65548 also initiates a 'panel off' sequence if the chip is programmed to enter 'panel off' mode (by setting extension register XR52 bit-3=1), or if the 'Display Type' is programmed to 'CRT' (extension register XR51 bit-2 transitions from '1' to '0'). The 65548 initiates a 'panel on' sequence if the STNDBY# input is high and the chip is programmed to 'panel on' (XR52 bit-3 transitions from a '1' to '0') and 'flat panel display' (XR51 bit-2 is set to '1').



CRT Displays

The 65548 supports high resolution fixed frequency and variable frequency analog monitors in interlaced and non-interlaced modes of operation. Digital monitor support is also built in.

The 65548 supports resolutions up to 1024x768 256 colors, 800x600 64K colors or 640x480 16,777,216 colors in 1 MByte display memory configurations, 1024x768 16 colors, 800x600 256 colors in 512 KBytes display memory configurations. The tables starting on the following page list all 65548 CRT monitor video modes.



orted Video Modes - VGA Standard

							Horizontal	Vertical		
Mode#	Display		Text	Font	Pixel	DotClock	Frequency	Frequency	Video	
(Hex)	Mode	Colors	Display	Size	Resolution	(MHz) †	(KHz)	(Hz)	Memory	CRT
0, 1	Text	16	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C
0*, 1*			40 x 25	8x14	320x350	25.175				
0+, 1+			40 x 25	9x16	360x400	28.322				
2, 3	Text	16	80 x 25	8x8	640x200	25.175	31.5	70	256 KB	A,B,C
2*, 3*			80 x 25	8x14	640x350	25.175				
2+, 3+			80 x 25	9x16	720x400	28.322				
4	Graphics	4	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C
5	Graphics	4	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C
6	Graphics	2	80 x 25	8x8	640x200	25.175	31.5	70	256 KB	A,B,C
7	Text	Mono	80 x 25	9x14	720x350	25.175	31.5	70	256 KB	A,B,C
7+			80 x 25	9x16	720x400	28.322				
D	Planar	16	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C
E	Planar	16	80 x 25	8x8	640x200	25.175	31.5	70	256 KB	A,B,C
F	Planar	Mono	80 x 25	8x14	640x350	25.175	31.5	70	256 KB	A,B,C
10	Planar	16	80 x 25	8x14	640x350	25.175	31.5	70	256 KB	A,B,C
11	Planar	2	80 x 30	8x16	640x480	25.175	31.5	60	256 KB	A,B,C
12	Planar	16	80 x 30	8x16	640x480	25.175	31.5	60	256 KB	A,B,C
13	Packed Pixel	256	40 x 25	8x8	320x200	25.175	31.5	70	256 KB	A,B,C

Note: • All of the above VGA standard modes are supported directly in the 65548 BIOS (both 32K and 40K BIOS versions).

• All of the above VGA standard modes are supported at both 3.3V and 5V.

 All VGA modes using 25.175 MHz and 28.322 MHz can also be supported using 32 MHz and 36 MHz respectively. In this case, the horizontal frequency becomes 40.000 KHz and the vertical frequency becomes 89 Hz. (see XR33 bit-7 "ISO Mode Control" for selection of VGA dot clock frequencies)

Note: Not **all** above resolutions can be supported at both 3.3V and 5V.

† Refer to Electrical Specifications section for maximum clock frequencies for 5V and 3.3V operation.

CRT Codes:

B Multi-Frequency CRT monitor (37.5 KHz Minimum Horizontal Frequency Specification) (NEC MultiSync 3D or equivalent)

A PS/2 fixed frequency analog CRT monitor or equivalent (31.5 / 35.5 KHz Horizontal Frequency Specification)

C Multi-Frequency High-Performance CRT Monitor (48.5 KHz Min H Freq Specification) (Nanao Flexscan 9070s, MultiSync 5D, or equivalent)



Suppor	Supported Video Modes - Extended Resolution												
Mode#	# Display Te		Text	Font Pixe		DotClock	Horizontal	Vertical	Video				
(Hex)	Mode	Colors	Format	Size	Resolution	(MHz) †	(KHz)	(Hz)	Memory				
20	4 bit Linear	16	80 x 30	8x16	640x480	25.175	31.5	60	512 KB				
20	4 bit Linear	16	80 x 30	8x16	640x480	31.500	37.9	72	512 KB				
20	4 bit Linear	16	80 x 30	8x16	640x480	31.500	37.5	75	512 KB				
22	4 bit Linear	16	100 x 37	8x16	800x600	36.000	35.1	56	512 KB				
22	4 bit Linear	16	100 x 37	8x16	800x600	40.000	37.9	60	512 KB				
22	4 bit Linear	16	100 x 37	8x16	800x600	50.350	48.1	72	512 KB				
22	4 bit Linear	16	100 x 37	8x16	800x600	49.500	46.9	75	512 KB				
24 I	4 bit Linear	16	128 x 48	8x16	1024x768	44.900	35.5	43	512 KB				
24	4 bit Linear	16	128 x 48	8x16	1024x768	65.000	48.4	60	512 KB				
24	4 bit Linear	16	128 x 48	8x16	1024x768	75.575	57.5	70	512 KB				
24	4 bit Linear	16	128 x 48	8x16	1024x768	78.750	60	75	512 KB				
28 I	4 bit Linear	16	128 x 48	8x16	1280x1024	78.750	46.433	43	1MB				
28	4 bit Linear	16	128 x 48	8x16	1280x1024	80.000	80.0	43	1MB				
30	8 bit Linear	256	80 x 30	8x16	640x480	25.175	31.5	60	512 KB				
30	8 bit Linear	256	80 x 30	8x16	640x480	31.500	37.9	72	512 KB				
30	8 bit Linear	256	80 x 30	8x16	640x480	31.500	37.5	75	512 KB				
32	8 bit Linear	256	100 x 37	8x16	800x600	36.000	35.1	56	512 KB				
32	8 bit Linear	256	100 x 37	8x16	800x600	40.000	37.9	60	512 KB				
32	8 bit Linear	256	100 x 37	8x16	800x600	50.350	48.1	72	512 KB				
32	8 bit Linear	256	100 x 37	8x16	800x600	49.500	46.9	75	512 KB				
34 I	8 bit Linear	256	128 x 48	8x16	1024x768	44.900	35.5	43	1 MB				
34	8 bit Linear	256	128 x 48	8x16	1024x768	65.000	48.4	60	1 MB				
34	8 bit Linear	256	128 x 48	8x16	1024x768	75.575	57.5	70	1MB				
34	8 bit Linear	256	128 x 48	8x16	1024x768	78.750	60.00	75	1MB				

Note: Support for the modes in the above table is included directly in the BIOS (both 32K and 40K versions). The "I" in the mode # column indicates "Interlaced".

Note: Not **all** above resolutions can be supported at both 3.3V and 5V.

[†] Refer to Electrical Specifications section for maximum clock frequencies for 5V and 3.3V operation. MAX DCLK supplied is 80MHz at 3.3V and 80 MHz at 5V.



Suppo	Supported Video Modes - Extended Resolution (Continued)												
Mode#	Display		Text	Font	Pixel	DotClock	Horizontal	Vertical	Video				
(Hex)	Mode	Colors	Format	Size	Resolution	(MHz) †	(KHz)	(Hz)	Memory				
40	15bit Linear	32K	80 x 30	8x16	640x480	50.350	31.5	60	1 MB				
40	15 bit Linear	32K	80 x 30	8x16	640x480	63.000	37.9	72	1MB				
40	15 bit Linear	32K	80 x 30	8x16	640x480	63.000	37.5	75	1MB				
41	16bit Linear	64K	80 x 30	8x16	640x480	50.350	31.5	60	1 MB				
41	16 bit Linear	64K	80 x 30	8x16	640x480	63.000	37.9	72	1MB				
41	16 bit Linear	64K	80 x 30	8x16	640x480	63.000	37.5	75	1MB				
42	15bit Linear	32K	100 x 37	8x16	800x600	72.000	35.1	56	1 MB				
42	15bit Linear	32K	100 x 37	8x16	800x600	80.000	37.9	60	1 MB				
43	16bit Linear	64K	100 x 37	8x16	800x600	72.000	35.1	56	1 MB				
43	16bit Linear	64K	100 x 37	8x16	800x600	80.000	37.9	60	1 MB				
50	24bit Linear	16M	80 x 30	8x16	640x480	75.525	31.5	60	1 MB				
60	Text	16	132 x 25	8x16	1056x400	41.500	31.5	70	256 KB				
61	Text	16	132 x 50	8x8	1056x400	41.500	31.5	70	256 KB				
6A/70	Planar	16	100 x 37	8x16	800x600	36.000	35.1	56	256 KB				
6A/70	Planar	16	100 x 37	8x16	800x600	40.000	37.9	60	256 KB				
6A/70	Planar	16	100 x 37	8x16	800x600	50.350	48.1	72	256 KB				
6A/70	Planar	16	100 x 37	8x16	800x600	49.500	46.9	75	256 KB				
72I/75I	Planar	16	128 x 48	8x16	1024x768	44.900	35.5	43	512 KB				
72/75	Planar	16	128 x 48	8x16	1024x768	65.000	48.4	60	512 KB				
72I/75I	Planar	16	128 x 48	8x16	1024x768	75.525	57.5	70	512 KB				
72/75	Planar	16	128 x 48	8x16	1024x768	78.750	60.0	75	512 KB				
78	Packed Pixel	16	80 x 25	8x16	640x400	25.175	31.5	70	256 KB				
79	Packed Pixel	256	80 x 30	8x16	640x480	25.175	31.5	60	512 KB				
79	Packed Pixel	256	80 x 30	8x16	640x480	31.500	37.9	72	512 KB				
79	Packed Pixel	256	80 x 30	8x16	640x480	31.500	37.5	75	512 KB				
7C	Packed Pixel	256	100 x 37	8x16	800x600	36.000	35.1	56	512 KB				
7C	Packed Pixel	256	100 x 37	8x16	800x600	40.000	37.9	60	512 KB				
7C	Packed Pixel	256	100 x 37	8x16	800x600	50.350	48.1	72	512 KB				
7C	Packed Pixel	256	100 x 37	8x16	800x600	49.500	46.9	75	512 KB				
7E I	8 bit Linear	256	128 x 48	8x16	1024x768	44.900	35.5	43	1 MB				
7E	8 bit Linear	256	128 x 48	8x16	1024x768	65.000	48.4	60	1 MB				
7E	8 bit Linear	256	128 x 48	8x16	1024x768	75.525	57.5	70	1MB				
7E	8 bit Linear	256	128 x 48	8x16	1024x768	78.750	60.00	75	1MB				

Note: Support for the modes in the above table is included directly in the BIOS (both 32K and 40K versions). The "I" in the mode # column indicates "Interlaced".

Note: Not **all** above resolutions can be supported at both 3.3V and 5V.

[†] Refer to Electrical Specifications section for maximum clock frequencies for 5V and 3.3V operation. MAX DCLK supplied is 80MHz at 3.3V and 80 MHz at 5V.



Simultaneous Flat Panel / CRT Display

The 65548 provides simultaneous display operation with Multi-Sync variable frequency or PS/2 fixed frequency CRT monitors and single panel-single drive LCDs (LCD-SS), dual panel-dual drive LCDs (LCD-DD), and plasma and EL panels (which employ single panel-single drive interfaces). Single drive panels sequence data in the same manner as CRTs, so the 65548 provides simultaneous CRT display with LCD-SS, Plasma, and EL panels by driving the panels with CRT timing. LCD-DD panels require video data alternating between two separate locations in memory. In addition, a dual drive panel requires data from both locations simultaneously. A framestore area, also called the frame buffer, is required to achieve this operation. The 65548 innovative architecture implements the frame buffer in an unused area of display memory, reducing chip count and subsystem cost. As an option, an extra 16-bit wide DRAM can be used as an external frame buffer, improving performance while in simultaneous flat panel/CRT modes. The provides 65548 simultaneous display with monochrome and color LCD-DD panels with a single 256Kx16 DRAM.

DISPLAY ENHANCEMENT FEATURES

Display quality is one of the most important features for the success of any flat panel-based system. The 65548 provides many features to enhance the flat panel display quality.

"TRUE-GRAY" Gray Scale Algorithm

A proprietary polynomial-based Frame Rate Control (FRC) and dithering algorithm in the 65548's hardware generates a maximum of 61 gray levels on monochrome panels. The FRC technique simulates a maximum of 16 gray levels on monochrome panels by turning the pixels on and off over several frames in time. The dithering technique increases the number of gray scales from 16 to 61 by altering the pattern of gray scales in The persistence (response time) adjacent pixels. of the pixels varies among panel manufacturers and models. By re-programming the polynomial (an 8bit value in Extension Register XR6E) while viewing the display, the FRC algorithm can be adjusted to match the persistence of the particular panel without increasing the panel's vertical refresh rate. With this technique, the 65548 produces up to 61 flicker-free gray scales on the latest fast response "mouse quick" film-compensated monochrome STN LCDs. The alternate method of reducing flicker -- increasing the panel's vertical refresh rate -

- has several drawbacks. As the vertical refresh rate increases, panel power consumption increases, ghosting (cross-talk) increases, and contrast decreases. CHIPS' polynomial FRC gray scale algorithm reduces flicker without increasing the vertical refresh rate.

RGB Color To Gray Scale Reduction

The 24 bits of color palette data from the VGA standard color lookup table (CLUT) are reduced to 6 bits for 64 gray scales via one of three selectable RGB color to gray scale reduction techniques:

- 1) NTSC Weighting: 5/16 Red 9/16 Green 2/16 Blue
- 2) Equal Weighting: 5/16 Red 6/16 Green 5/16 Blue
- 3) Green Only: 6 bits of Green only

NTSC is the most common weighting, which is used in television broadcasting. Equal weighting increases the weighting for Blue, which is useful for Applications such as Microsoft Windows 3.1 which often uses Blue for background colors. Green-Only is useful for replicating on a flat panel the display of software optimized for IBM's monochrome monitors which use the six green bits of palette data.

SmartМар™

SmartMapTM is a proprietary feature that can be invoked to intelligently map colors to gray levels in text mode. SmartMapTM improves the legibility of flat panel displays by solving a common problem:

Most application programs are optimized for color CRT monitors using multiple colors. For example, a word processor might use a blue background with white characters for normal text, underlined text could be displayed in green, italicized text in yellow, and so on. This variety of colors, which is quite distinct on a color CRT monitor, can be illegible on a monochrome flat panel display if the colors are mapped to adjacent gray scale values. In the example, underlined and italicized text would be illegible if yellow is mapped to gray scale 4, green to gray scale 6 with the blue background mapped to gray scale 5.

SmartMapTM compares and adjusts foreground and background gray scale values to produce adequate display contrast on flat panel displays. The minimum contrast value and the foreground / background gray scale adjustment values are programmed in the 65548's Extension Registers. This feature can be disabled if desired.



Text Enhancement

Text Enhancement is another feature of the 65548 that improves image quality on flat panel displays. When enabled, the Text Enhancement feature displays Dim White as Bright White, thereby optimizing the contrast level on flat panels. Text Enhancement can be enabled and disabled by changing a bit in one of the Extension Registers.

Vertical & Horizontal Compensation

Vertical & Horizontal Compensation are programmable features that adjust the display to completely fill the flat panel display. Vertical Compensation increases the useable display area when running lower resolution software on a higher resolution panel. Unlike CRT monitors, flat panels have a fixed number of scan lines (e.g., 200, 400, 480 or 768 lines). Lower resolution software displayed on a higher resolution panel only partially fills the useable display area. For instance, 350-line EGA software displayed on a 480-line panel would leave 130 blank lines at the bottom of the display and 400-line VGA text or Mode 13 images would leave 80 blank lines at the bottom. The 65548 offers the following Vertical Compensation techniques to increase the useable screen area:

<u>Vertical Centering</u> displays text or graphics images in the center of the flat panel, with a border of unused area at the top and bottom of the display.

<u>Automatic Vertical Centering</u> automatically adjusts the Display Start address such that the unused area at the top of the display equals the unused area at the bottom.

<u>Non-Automatic Vertical Centering</u> enables the Display Start address to be set (by programming the Extension Registers) such that text or graphics images can be positioned anywhere on the display.

Line replication (referred to as "stretching") duplicates every Nth display line (where N is programmable), thus stretching text characters and graphic images an adjustable amount. The display can be stretched to completely fill the flat panel area. Double scanning, a form of line replication where every line is replicated, is useful for running 200-line software on a 400-line panel or 480-line software on a 1024-line panel.

<u>Blank line insertion</u>, inserts N lines (where N is programmable) between each line of text characters. Thus text can be evenly spaced to fill the entire panel display area without altering the height and shape of the text characters. Blank line insertion can be used in text mode only. The 65548 implements the Tall Font[™] scheme so that there are very few blank lines on the flat panel in text modes. For example, using an 8x19 Tall Font[™] would fill 475 lines on a 480-line panel in VGA mode 3. Lines 1, 9, 12 of the 16 line font may be replicated to generate the 8x19 font. Alternately, line 0 may be replicated twice and line 15 replicated once. The Tall Font[™] scheme is implemented in hardware thereby avoiding any compatibility issues.

Each of these Vertical Compensation techniques can be controlled by programming the Extension Registers. Each Vertical Compensation feature can be individually disabled, enabled, and adjusted. A combination of Vertical Compensation features can be used by adjusting the features' priority order. For example, text mode vertical compensation consists of four priority order options:

- Double Scanning+Line Insertion, Double Scanning, Line Insertion
- Double Scanning+Line Insertion, Line Insertion, Double Scanning
- Double Scanning+Tall Fonts, Double Scanning, Tall Fonts
- Double Scanning+Tall Fonts, Tall Fonts, Double Scanning

Text and graphics modes offer two Line Replication priority order options:

- Double Scanning+ Line Replication, Double Scanning, Line Replication
- Double Scanning+ Line Replication, Line Replication, Double Scanning

<u>Horizontal</u> <u>Compensation</u> techniques include Horizontal Compression, Horizontal Centering, and Horizontal Doubling and text expansion.

<u>Automatic Horizontal Centering</u> automatically centers the display on a larger resolution panel such that the unused area at the left of the display equals the unused area at the right.

<u>Non-Automatic Horizontal Centering</u> enables the left border to be set (by programming the Horizontal Centering Extension Register) such that the image can be positioned anywhere on the display.

<u>Automatic Horizontal Doubling</u> will automatically double the display in the horizontal direction when the horizontal display width is equal to or less than half of the horizontal panel size.

<u>Text expansion</u> expands 8-dot or 9-dot text to 10dot text for 800x600 panels.



ADVANCED POWER MANAGEMENT

Normal Operating Mode

The 65548 is a sub-micron CMOS integrated circuit optimized for low power consumption during normal operation. The 65548 provides CASbefore-RAS refresh cycles for the DRAM display memory. The 65548 provides "mixed" 3.3V and 5.0V operation by providing dedicated Vcc pins for the 65548's internal logic, bus interface, memory interface, and display interface. If the 65548 internal logic operates at 3.3V, the memory, bus, and panel interfaces can independently operate at either 3.3V or 5.0V. The clock Vcc must be the same as the Vcc of the internal logic. The 65548 provides direct interface to 386/486 local bus which conserves power when 3.3V microprocessors are used. A flexible clock synthesizer is used to generate independent memory and video clocks. The 65548's performance-enhancement features minimize the memory clock frequency (and thus power consumption) required to achieve a given performance level. The 65548's proprietary gray scaling algorithm produces a flicker-free display with a minimum video clock and panel vertical refresh rate. (Note: the power consumption of the controller increases linearly with video clock frequency).

Mixed 3.3V and 5.0V Operation

The 65548 supports operation at either $5.0V \pm 10\%$ or $3.3V \pm 0.3V$. The 65548 also provides "mixed" 5V and 3.3V operation by providing dedicated Vcc pins for the 65548's internal logic, bus interface, memory interface, and display interface. Each dedicated Vcc can be either 5V or 3.3V, such that the 65548 internal logic operates at 3.3V and the various interfaces at either 3.3V or 5V. The clock VCC must be the same as the Vcc of the internal logic. The following table shows the relationship between the VCC inputs to the 65548 and the interface pins controlled by each Vcc input.

Vcc Pins	Interface	Pins Affected
80, 181	Internal Logic	
9,42	Bus	1-54, 178-201, 207
158	Memory A	145-177
142	Memory B	123-144
108	Memory C	90-122
66	Display	61-89
205, 206	Clock*	203, 204
59	DAC	55,57,58,60

* Must be same as the Vcc of the internal logic.

Panel Off Mode

In 'Panel Off' mode, the 65548 turns off both the flat panel and CRT interface logic. The VGA subsystem remains active, such that the CPU can read/write display memory and I/O registers. The 65548's video clock can be reduced significantly, saving power. Panel Off mode is activated by programming Extended Register XR52 bit-3=1.

Standby Mode

In 'Standby' mode, the 65548 suspends all CPU, memory and display activities. The 65548 places the DRAM in its self-refresh mode of operation, and the 65548's clock can be shut off. The VGA subsystem dissipates a minimum amount of power during Standby. Since the 65548 is a fully static device, the contents of the controller's registers and on-chip palette are maintained during Standby. Therefore, Standby mode provides fast Suspend / Resume modes. The Standby mode may be activated by forcing the STNDBY# pin low or programming XR52 bit-4 to '1'. The state of all 65548 pins during Standby mode is summarized in the tables on the following page.

CRT Power Management (DPMS)

The 65548 supports the VESA DPMS (Display Power Management Signaling) protocol. This includes the ability to independently stop HSYNC and/or VSYNC and hold them at a static level to signal the CRT to enter various power-saving states. Additionally, the RAMDAC may be powered down and the clock frequencies lowered for further power savings.



CPU ACTIVITY INDICATOR / TIMER

The 65548 provides an output pin called ACTI (pin 53) to facilitate an orderly power-down sequence. The ACTI output is an active high signal which is driven high every time a valid VGA memory read/write operation or VGA I/O read/write operation is executed by the CPU. This signal may be used by power management circuitry to put the 65548 in Panel Off or Standby power down modes. The 65548 may also evoke its own low power operation by using the activity timer which monitors the ACTI signal. The activity timer will either disable the backlight or evoke Panel Off mode after a specified time interval. This time interval is programmed in 30 second intervals via Extension Register XR5C.

FULL COMPATIBILITY

The 65548 is fully compatible with the IBMTM VGA standard at the hardware, register, and BIOS level. The 65548 also provides enhanced backward compatibility to EGATM and CGATM standards without using NMIs. These controllers include a variety of features to provide compatibility on flat panel displays in addition to CRT monitors. Internal compensation techniques ensure that industry-standard software designed for different displays can be executed on the single flat panel used in an implementation. Mode initialization is supported at the BIOS and register levels, ensuring compatibility with all application software.

Write Protection

The 65548 has the ability to write protect most of the standard VGA registers. This feature is used to provide backwards compatibility with software written for older generation display types. The write protection is grouped into register sets and controlled by the Write Protect Register (XR15).

Extension Registers

The 65548 employs an "Extension" Register set to control its enhanced features. These Extension Registers provide control of the flat panel interface, flat panel timing, vertical compensation, SMARTMAPTM, and Backwards Compatibility. These registers are always accessible as an index/data register set at port addresses 3D6-3D7h. None of the unused bits in the regular VGA registers are used for extensions.

Panel Interface Registers

Flat Panel Interface characteristics are controlled by a subset of the Extension Registers. These Registers select the panel type, data formatting, panel configuration, panel size, clock selection and video polarity. Since the 65548 is designed to support a wide range of panel types and sizes, the control of these features is fully programmable. The video polarity of text and graphics modes is independently selectable to allow black text on a white background and still provide normal graphics images.

Alternate Panel Timing Registers

Flat panel displays usually require sync signal timing that is different from a CRT. To provide full compatibility with the IBM VGA standard, alternate timing registers are used to allow independent timing of the sync signals for flat panel displays. Unlike the values programmed into the standard CRT timing registers, the value programmed into the alternate timing registers is dependent on the panel type used and is independent of the display mode.

Context Switching

For support of multi-tasking, windowing, and context switching, the entire state of the 65548 (internal registers) is readable and writable. This feature is fully compatible with IBM's VGA. Additional registers are provided to allow read back of internal latches not readable in the IBM VGA.



RESET, SETUP, AND TEST MODES

Reset Mode

When this mode is activated by pulling the RESET# pin low and STNDBY# pin high, the 65548 is forced to VGA-compatible mode and the CRT is selected as the active display. In addition, the 65548 is disabled; it must be enabled after deactivating the RESET# pin by writing to the Global Enable Register. Access to all Extension Registers is always enabled after reset (at 3D6/3D7h). The RESET# pin must be active for at least 64 clock cycles.

Setup Mode

In this mode, only the Global Enable register is accessible. In IBM-compatible PC implementations, setup mode is entered by writing a 1 to bit-4 of port 46E8h. This port is incorporated in the 65548. While in Setup mode, the video output is active if it was active prior to entering Setup mode and inactive if it was inactive prior to entering Setup mode. After power up, video BIOS can optionally disable the video 3C3 registers (via XR70) for compatibility in case other non-IBMcompatible peripheral devices use those ports.

Tri-State Mode

In this mode, all output pins of the 65548 chip may be disabled for testing of circuitry external to the chip. The 65548 will enter Tri-State mode if it sees a rising edge on XTALI during RESET with one of the display memory data pins pulled low (MAD0 pin 162). The 65548 will exit Tri-State mode with the enabling memory data pin (MAD0) high or RESET# low.

ICT (In-Circuit Test) Mode

In this mode, all digital pins of the 65548 chip may be tested individually to determine if they are properly connected (the analog RGB and RESET# pins cannot be tested in ICT mode). The 65548 will enter ICT mode if it sees a rising edge on XTALI during RESET with one of the display memory data pins pulled low (a different pin from the one used to enable Tri-state mode: MAD1). In ICT mode, all digital signal pins become inputs which are part of a long path starting at ENAVDD (pin 62) and proceeding to lower pin numbers around the chip to pin 1 (except analog pins 55, 57, 58, and 60) then to pin 208 and ending at VSYNC (pin 64). If all pins in the path are high, the VSYNC output will be high. If any pin is low, the VSYNC output will be low. Thus the chip can be checked in circuit to determine if all pins are connected properly by toggling all pins one at a time (XTALI last) and observing the effect on VSYNC. XTALI must be toggled last because rising edges on XTALI with either of the enabling memory data pins high or RESET# low will exit ICT mode. As a side effect, ICT mode effectively Tri-States all pins except VSYNC.

Mode of <u>Operation</u>	RESET# <u>Pin††</u>	STNDBY# <u>Pin</u>	Display Memory <u>Access</u>	Video <u>Output</u>
Reset	Low	High		
Setup			No	Yes
Test			No	Yes
Standby [†]	XXX	Low	No	No
Panel-Off	High	High	Yes	No
4 To 12 11			NCC M. 1	. C

It is illegal to go from Panel-Off Mode to Standby Mode. Panel-Off Mode must be exited first and a delay must occur of twice the value programmed into XR5B[7-4] prior to entering Standby Mode.

Reset / Setup / Test / Standby / Panel-Off Mode Summary



CHIP ARCHITECTURE

The 65548 integrates six major internal modules:

Sequencer

The Sequencer generates all CPU and display memory timing. It controls CPU access of display memory by inserting cycles dedicated to CPU access. It also contains mask registers which can prevent writes to individual display memory planes.

CRT Controller

The CRT Controller generates all the sync and timing signals for the display and also generates the multiplexed row and column addresses used for both display refresh and CPU access of display memory.

Graphics Controller

The Graphics Controller interfaces the 8, 16, or 32bit CPU data bus to the 32-bit internal data bus used by the four planes (Maps) of display memory. It also latches and supplies display memory data to the Attribute Controller for use in refreshing the screen image. For text modes this data is supplied in parallel form (character generator data and attribute code); for graphics modes it is converted to serial form (one bit from each of four bytes form a single pixel). The Graphics Controller can also perform any one of several types of logical operations on data while reading it from or writing it to display memory or the CPU data bus.

Attribute Controller

The Attribute Controller generates the 4-bit-wide video data stream used to refresh the display. This is created in text modes from a font pattern and an attribute code which pass through a parallel to serial conversion. In graphics modes, the display memory contains the 4-bit pixel data. In text and 16 color graphic modes the 4-bit pixel data acts as an index

into a set of 16 internal color look-up registers which generate a 6-bit color value. Two additional bits of color data are added to provide an 8-bit address to the VGA color palette. In 256-color modes, two 4-bit values may be passed through the color look-up registers and assembled into one 8-bit video data value. In high-resolution 256-color modes, an 8-bit video data value may be provided directly, bypassing the attribute controller color lookup registers. Text and cursor blink, underline and horizontal scrolling are also the responsibility of the Attribute Controller.

VGA / Color Palette DAC

The 65548 integrates a VGA compatible triple 6-bit Color Lookup Table (sometimes referred to as a "CLUT" or just "LUT") and high speed 6/8-bit DACs. Additionally true color bypass modes are supported displaying color depths of up to 24bpp (8-red, 8-green, 8-blue). The palette DAC can switch between true color data and LUT data on a pixel by pixel basis. Thus, video overlays may be any arbitrary shape and can lie on any pixel boundary. The hardware cursor is also a true color bitmap which may overlay on any pixel boundary.

The internal palette DAC register I/O addresses and functionality are 100% compatible with the VGA standard. In all bus interfaces the palette DAC automatically controls accesses to its registers to avoid data overrun. This is handled by delaying RDY# for VL-Bus and local bus interfaces.

Extended RAMDAC display modes are selected in the Palette Control Register (XR06). Two 16bpp formats are supported: 5-red, 5-green, 5-blue Targa format and 5-red, 6-green, 5-blue XGA format. The internal Palette / DAC may also be disabled via the Palette Control Register (XR06).





Clock Synthesizers

Integrated clock synthesizers support all pixel clock (VCLK) and memory clock (MCLK) frequencies which may be required by the 65548. Each of the two clock synthesizers may be programmed to output frequencies ranging between 1MHz and the maximum specified operating frequency for that clock in increments not exceeding 0.5%. The

frequencies are set via a programmable 18-bit divisor value which contains fields for Phase Lock Loop (PLL), Voltage Controlled Oscillator (VCO) and Pre/Post Divide Control. A block diagram showing the clock synthesizer registers is included below. Refer to the Functional Description section of this document for additional information.





(== 40

CONFIGURATION INPUTS

The 65548 can read up to nine configuration bits. These signals are sampled on memory address bus AA0-AA8 on the trailing edge of Reset. The 65548 implements pull-up resistors on-chip on all configuration input pins. If the user wishes to force a certain option, then a 4.7K ohm resistor may be used to pull-down the desired configuration pin.

65548			
Pin #	Signal	Active	Functionality
145	LB#	Low	Bus Configuration
146	_		Bus Configuration
147	2X#	Low	2xCPU Clock Select
148	_	Low	Reserved
149	_	Low	Reserved (Do Not Use)
150	OS#	Low	External Oscillator Select
151	AD#	Low	ENABKL/ACTI=A26,A27
152	TS#	Low	Test Mode Enable
153	LV#	Low	Low Voltage Select
2X#		LB#	·
(AA2)	(AA1)	(AA0) Bus Functionality
Pin 147	Pin 146	Pin 14	15
Low	Low	Low	/ Reserved
Low	Low	High	n Reserved
Low	High	Low	/ Reserved
Low	High	High	a 32-bit CPU Bus (2x clk)
High	Low	Low	/ Reserved
High	Low	High	n Reserved
High	High	Low	/ PCI Bus
High	High	High	1 = 32-bit VL-Bus (1x clk)

AA2 determines the CPU clock rate for purposes of local bus implementation (0=2x CPU clock, 1=1x CPU clock). AA3 has no hardware function, but the status of the pin is latched in extension register 1 bit 3 on reset so it may be used to input systemspecific information. AA4 is reserved and should be sampled high on reset. AA5 must be forced to 0, indicates that a reference frequency of 14.31818 MHz must be input on XTALI (pin 203). AA6 selects between ACTI/ENABKL and A26-27 on pins 53-54 (default is ENABKL and ACTI). AA7, when forced low, enables clock test mode (VCLK and MCLK are output on A24-25 (pins 29-30). AA8, when forced low, selects 3.3V level of operation for the internal logic and the clock core.

VIRTUAL SWITCH REGISTER

The 65548 implements a 'virtual switch register'. In 'EGA' mode, the sense bit of the Feature control register (3C2 bit 4) may be set up to read a selected

bit from the 'virtual switch register' (an extension register set up by BIOS at initialization time) instead of reading the state of the internal comparator output.

LIGHT PEN REGISTERS

In CGA mode, the contents of the Display Address counter are saved at the end of the frame before being reset. The saved value can be read in the CRT Controller Register space at indices 10h and 11h. This allows simulation of a light pen hit in CGA mode.

BIOS ROM INTERFACE

In typical VL-Bus applications, the 65548 is placed on the motherboard and the video BIOS is integrated with the system BIOS (in PCI Bus, the video BIOS is <u>always</u> included in the system BIOS). The 65548 can support separate BIOS for PCI Bus.

Typically, an 8-bit BIOS is implemented with one external ROM chip. A 16-bit dedicated video BIOS ROM could be implemented with the 65548 if required using two BIOS ROM chips, an external PAL, and a 74LS244 buffer. However, a higherperformance and lower-cost video system will result from implementation of the video BIOS as either an 8-bit dedicated video BIOS ROM or as part of the system BIOS and having the video BIOS be copied into system RAM by the system BIOS on startup.

Chips and Technologies, Inc. supplies a video BIOS that is optimized for the 65548 hardware. The BIOS supports the extended functions of the 65548, such as switching between the flat panel and the CRT, SMARTMAPTM, Vertical Compensation, and palette load/save. The BIOS Modification Program (BMP) enables OEMs to tailor their feature set by programming the extended functions. CHIPS offers the BIOS as a standard production version, a customized version, or as source code.

PACKAGE

The 65548 is available in a EIAJ-standard 208-pin plastic flat pack with a 28 x 28 mm body size and 0.5 mm (19.7 mil) lead pitch.



APPLICATION SCHEMATIC EXAMPLES

This document includes application schematic examples of the following:

- 1. Bus Interface 32-bit 486 Local Bus (1x Clock) Bus Interface - 32-bit VL-Bus (1x Clock) Bus Interface - 32-bit PCI Bus
- 2. Display Memory Interface
- 3. CRT / Panel Interface
- 4. PC Video Interface











[†] In 2x clock mode, pin 23 becomes CRESET instead of RDYRTN#

^{††} In Test mode, pin 29 becomes GCLKOUT (name change only from 65545 VCLKOUT) and pin 30 becomes MCLKOUT



Deletions:

Summary of Pin Changes from 65545 to 65548

<u>Pin #</u> 146 149	<u>Pin Name</u> ISA# EC#	Description Configuration: ISA bus interface is not supported so this pin is undefined / unused. Configuration: External Clock interface is not supported so this pin is undefined / reserved (note that this capability is no longer supported in the 65545 also)
150	OS#	Configuration: Internal oscillator interface is not currently supported so this pin must be pulled down to select "external oscillator" for compatibility with the 65545.
53-54	CSEL0-1	External clock support is no longer available so these alt functions have been removed
204	Reserved	In 65545, this pin was XTALO for support of the "internal oscillator" option. This option is not currently supported in the 65548 so this pin is reserved. An external oscillator (external clock source) should be used (i.e., 14.31818 MHz reference clock should be input on XTALI, XTALO left unconnected, and OS# pulled down).
154	AA9	In 65545 this pin could optionally be used as AA9 for support of asymmetrical DRAMs. Asymmetrical DRAMs are not commonly used so support for this option has been removed. This pin is now primarily 32KHz (its typical use in 65545 designs).
54 53 98 99 100 154	VB1 VB0 VG1 VR1 VR0	(Primary function is ENABKL) (Primary function is ACTI) (Primary function is CA8) Reserved (Primary function is OEC#) (Primary function is 32KHz)
		The 65545 optionally supported 24-bit RGB PC-Video interface, however, some designs experienced noise problems on the lsbs, so this option was seldom used. The 65548 only supports 18-bit RGB PC-Video interface and the pins formerly used for the 2 lsbs of R, G, and B have been assigned different alternate functions.

Additions/Changes:

D ! //		
<u>Pin #</u> 170-177 179-198 200	Pin Name ROMD0-7 ROMA0-17 ROMOE#	<u>Description</u> New optional function in 65548 (not available in 65545): PCI BIOS ROM support. New optional function in 65548 (not available in 65545): PCI BIOS ROM support. New optional function in 65548 (not available in 65545): PCI BIOS ROM support.
53 54	DDCDAT DDCCLK	New optional function in 65548 (not documented in 65545): DDC support (data). New optional function in 65548 (not documented in 65545): DDC support (clock).
164-169	CFG10-15	New function in 65548 (not available in 65545): unassigned configuration inputs
98 100 101 119 106	BLANK# VCLK VRDY GRDY EVID#	New alternate function "Blank" output for VAFC support New alternate function "Video Input Clock" for VAFC support Name change for alternate function (also called KEY) for VAFC support New alternate function "Graphics System Ready" for VAFC support (output). In the 65548 this pin is always driven high (the 65548 is always ready to receive data). New alternate function "Enable Video" for VAFC support (input). For VAFC compat- ibility, this pin should be driven low by the external video system to indicate data input on VP0-15. This provides for backwards compatibility support for the 'old feature connector'. This pin is ignored by the 65548 (VP0-15 are always video data inputs), but this pin is reserved for this function should it be added in the future.
53, 54, or 65	CSYNC	New alternate function "Composite Sync" selectable for output on HSYNC, ACTI, or ENABKL for support of various external NTSC/PAL encoder chips
64	VSINT	New alternate function "Vsync Interval" selectable for output on VSYNC for support of external NTSC / PAL encoder chips

Note: The 65548 also has new internal features and capabilities which have no pinout impact: Higher frequency internal operation (especially at 3.3V), PCI burst mode capability, improved EDO DRAM support, 50MHz VL-Bus support, embedded XRAM Video CacheTM, 9-dot and 10-dot text modes for 800x600 panels, 16bpp and 32bpp "Endian Byte Swap" for improved support of non-x86 CPUs, and other various internal improvements.



Pin Nam	e	''PCT''	Pin #	Dir	Drive	Pin Nam	e ''PCT''	Pin #	Dir	Drive	Pin Nam	e ''PCT'	' Pin	# Dir	• Drive
A2		"ROMA0"	179	†	—	D0	"AD0"	51	I/O	8mA	MBD3		130) I/O	2mA
A3		"ROMA1"	180	ŧ	—	D1	"AD1"	50	I/O	8mA	MBD4		13	I/O	2mA
A4		"ROMA2"	182	ŧ	—	D2	"AD2"	49	I/O	8mA	MBD5		132	2 I/O	2mA
A5		"ROMA3"	183	ŧ	—	D3	"AD3"	48	I/O	8mA	MBD6		13.	3 I/O	2mA
A6		"ROMA4"	185	ŧ	—	D4	"AD4"	47	I/O	8mA	MBD7		134	I/O	2mA
A7	"	ROMA10"	186	t	—	D5	"AD5"	46	I/O	8mA	MBD8		13:	5 I/O	2mA
A8		"ROMA5"	187	†	—	D6	"AD6"	45	I/O	8mA	MBD9		130	5 I/O	2mA
A9	"	ROMA11"	188	†	—	D7	"AD7"	44	I/O	8mA	MBD10		13'	/ I/O	2mA
A10		"ROMA6"	189	ŧ	—	D8	"AD8"	41	I/O	8mA	MBD11		13	3 I/O	2mA
A11		"ROMA9"	190	ŧ	—	D9	"AD9"	40	I/O	8mA	MBD12		140) I/O	2mA
A12		"ROMA7"	191	†	—	D10	"AD10"	38	I/O	8mA	MBD13		14	I/O	2mA
A13		"ROMA8"	192	ŧ	—	D11	"AD11"	37	I/O	8mA	MBD14		143	3 I/O	2mA
A14		ROMA12"	193	†	—	D12	"AD12"	36	I/O	8mA	MBD15		144	I/O	2mA
A15	"	ROMA13"	194	t	—	D13	"AD13"	35	I/O	8mA	MCD0	(VB2)	10	5 I/O	2mA
A16		ROMA15"	195	Ť	—	D14	"AD14"	34	I/O	8mA	MCD1	(VB3)	10	/ 1/0	2mA
Al7		ROMA14"	196	Ť	—	D15	"AD15"	33	1/0	8mA	MCD2	(VB4)	109) I/O	2mA
A18		ROMA16"	197	Ť	—	D16	"AD16"	20	I/O	8mA	MCD3	(VB5)	110) 1/0	2mA
A19		ROMA17"	198	Ť	—	D17	"AD17"	19	1/0	8mA	MCD4	(VB6)	11		2mA
A20		"Reserved"	199	Ť	—	D18	"AD18"	18	1/0	8mA	MCD5	(VB7)	112	2 1/0	2mA
A21		ROMOE#"	200	Ť	—	D19	"AD19"	17	1/0	8mA	MCD6	(VG2)	11.	3 I/O	2mA
A22		"CLK"	201	In	—	D20	"AD20"	16	1/0	8mA	MCD7	(VG3)	114	+ I/O	2mA
A23		"Reserved"	28	In		D21	"AD21"	15	I/O	8mA	MCD8	(VG4)	11:	5 I/O	2mA
A24		"PERR#"	29	1/0	8mA	D22	"AD22"	14	1/0	8mA	MCD9	(VG5)	110) I/O	2mA
A25	(07.00)	"SERR#"	30	1/0	8mA	D23	"AD23"	13	1/0	8mA	MCD10	(VG6)	11	/ 1/0	2mA
AA0	(CFG0)	(LB#)	145	1/0	4mA	D24	"AD24"	8	1/0	8mA	MCD11	(VG7)	118	3 1/0	2mA
AAI	(CFGI)	(2771))	146	1/0	4mA	D25	"AD25"	1	1/0	8mA	MCD12	(VR2)	119	<i>i</i> 1/0	2mA
AA2	(CFG2)	(2X#)	147	1/0	4mA	D26	"AD26"	6	1/0	8mA	MCD13	(VR3)	120) 1/0	2mA
AA3	(CFG3)		148	1/0	4mA	D27	"AD2/"	5	1/0	8mA	MCD14	(VR4)	12		2mA
AA4	(CFG4)		149	1/0	4mA	D28	"AD28" "AD20"	4	1/0	8mA	MCD15	(VR5)	12	2 1/0	2mA
AAS	(CFG5)	(US#)	150	1/0	4mA	D29	"AD29"	3	1/0	8mA	MGNDA	(Memory A)	10	. —	_
AAO	(CFG6)	(AD#)	151	1/0	4mA	D30	"AD30" "AD21"	2	1/0	8mA	MGNDB	(Memory B)	13	<u>/</u>	_
	(CFG/)	(15#)	152	1/0	4mA	DOID	(Diamlay)	62	1/0	δIIIA	MGNDC	(Memory C)	10.	,	- 4m A
	$(CFG\delta)$	(LV#)	155	1/0	4mA	DGND	(Display)	03	_	_	MVCCA	(Mamouri A)	. 31 159	, 1/01	4mA
AA9 ACTI	$(32\mathbf{N}\mathbf{\Pi}\mathbf{Z})$		52	1/0	4IIIA 8m A	DUND	(Display)	69	_	_	MUCCP	(Memory R)	130	, <u>—</u>	_
ACTI	(A20)	'EDAME#"	33 22	I/O In	onia	ENARK	(Display)	54	1/0	8mA	MVCCC	(Memory C)	14.	2	_
ADS#		FRAME#	56	m	_	ENADE	L(A27)	54 62		8mA	OEAD#	(Memory C)	100	,	- 1m 1
AUND			50	_	_	ENAVE	D E(ENARKI)	61	Out	8mA	OEAD#		10	V = U = U	4 mA
BE0#		"C/BE0#"	13	 In	_	FIM	L(LIVADIAL)	67	Out	8mA			71		- 8m A
BE1#		"C/BE1#"	32	In	_	GREEN		58	Out	onia	D1		71		8mA
BE2#		"C/BF2#"	21	In		HSYNC		65	Out	12 mA	P2		73		8mA
BE3#		"C/BF3#"	10	In		IGND	(Internal Logic)	77	<u> </u>	12mm	P3		74		8mA
BLUE		C/ BL5//	57	Out		IGND	(Internal Logic)	184			P4		75	Out	8mA
BGND	(Bus)		12	_	_	IVCC	(Internal Logic)	80		_	P5		76	Out	8mA
BGND	(Bus)		26			IVCC	(Internal Logic)	181	_		P6		78	Out	8mA
BGND	(Bus)		39			LCLK	"STOP#"	27	In		P7		79	Out	8mA
BGND	(Bus)		52			LDEV#	"DEVSEL	#" 25	I/O	12mA	P8		81	Out	8mA
BVCC	(Bus)		9		_	LRDY#	"TRDY#"	24	Out	12mA	P9		82	Out	8mA
BVCC	(Bus)		42	_	_	LP	(BLANK#)(DE)	68	Out	8mA	P10		83	Out	8mA
CA0	(P16)		90	Out	4mA	М	(BLANK#)(DE)	69	Out	8mA	P11		84	Out	8mA
CA1	(P17)		91	Out	4mA	MAD0	(TSENA#)	162	I/O	2mA	P12		85	Out	8mA
CA2	(P18)		92	Out	4mA	MAD1	(ICTENA#)	163	I/O	2mA	P13		86	Out	8mA
CA3	(P19)		93	Out	4mA	MAD2		164	I/O	2mA	P14		87	Out	8mA
CA4	(P20)		94	Out	4mA	MAD3		165	I/O	2mA	P15		88	Out	8mA
CA5	(P21)		95	Out	4mA	MAD4		166	I/O	2mA	RASA#		150	5 Out	4mA
CA6	(P22)		96	Out	4mA	MAD5		167	I/O	2mA	RASB#		12.	3 Out	4mA
CA7	(P23)		97	Out	4mA	MAD6		168	I/O	2mA	RASC#	(KEY)	10	I/O	4mA
CA8			98	I/O	4mA	MAD7		169	I/O	2mA	RRTN#	"IRD	Y#" 23	In	—
—	Reserved	1	99	I/O	4mA	MAD8		170	I/O	2mA	RED		60	Out	_
CASAH#	(CASA#)	159	Out	4mA	MAD9		171	I/O	2mA	RESET#			In	—
CASAL#	(WEAL#	ŧ)	160	Out	4mA	MAD10		172	I/O	2mA	RSET		55	In	—
CASBH#	(CASB#))	125	Out	4mA	MAD11		173	I/O	2mA	SHFCLK		70	Out	8mA
CASBL#	(WEBL#	[±])	126	Out	4mA	MAD12		174	I/O	2mA	STNDBY	' #	173	3 In	
CASCH#	t (CASC#)) (VR7)	103	I/O	4mA	MAD13		175	I/O	2mA	VSYNC		64	Out	12mA
CASCL#	(WECL#	[±])(VR6)	104	I/O	4mA	MAD14		176	I/O	2mA	WEA#	(WEAH#)	15	/ Out	4mA
CGND0	(Clock)		202	—	—	MAD15		177	I/O	2mA	WEB#	(WEBH#)	124	l Out	4mA
CGND1	(Clock)		208	—	—	MBD0		127	I/O	2mA	WEC#	(WECH#)(PCL	K) 102	2 Out	4mA
CVCC0	(Clock)		205	—	—	MBD1		128	1/0	2mA	W/K#	"IDS	EL" 11	In	—
CVCCI	(Clock)	NUDGER	206			MBD2	5371	129	1/0	2mA	ATALI		20.	i In	—
T VLM0	aeDIK=	in;pcim	odeD	1K=0	UUT.	* Drive:	=5 V low drive and 3	v higł	ndriv	ve.	Reserved		204	∔ Out	—

Revision 1.1 2/28/96



PINLIST-BUSINTERFACE

Pin #	Type	VCCPlane	<u>Іон</u>	IOL	Load	PCI Bus	VL-Bus	<u>CPUDirectLB</u>
207	În	Bus	_	_	_	RESET#	RESET#	RESET#
25	I/O	Bus	- 12	12	150	DEVSEL#	LDEV#	LDEV#
24	Out	Bus	- 12	12	150	TRDY#	LRDY#	LRDY#
23	In	Bus	_	_	_	IRDY#	RDYRTN#	CRESET
11	I/O	Bus	- 4	4	150	IDSEL	W/R#	W/R#
31	I/O	Bus	- 4	4	150	PAR	M/IO#	M/IO#
22	In	Bus	_	_	_	FRAME#	ADS#	ADS#
27	In	Bus	_	_	_	STOP#	LCLK	CLK2X
32	In	Bus	-	_	_	C/BE1#	BE1#	BE1#
10	In	Bus	-	_	_	C/BE3#	BE3#	BE3#
43	In	Bus	—	—	—	C/BE0#	BE0#	BE0#
21	In	Bus	—	_	—	C/BE2#	BE2#	BE2#
179	+++	Bus	—	—	—	ROMA0	A2	A2
180	+++	Bus	—	—	—	ROMA1	A3	A3
182	+++	Bus	—	_	—	ROMA2	A4	A4
183	+++	Bus	-	_	_	ROMA3	A5	A5
185	+++	Bus	—	—	—	ROMA4	A6	A6
186	+++	Bus	—	_	—	ROMA10	A7	A7
187	+++	Bus	—	—	—	ROMA5	A8	A8
188	+++	Bus	—	_	—	ROMA11	A9	A9
189	+++	Bus	—	_	—	ROMA6	A10	A10
190	+++	Bus	—	_	—	ROMA9	A11	A11
191	+++	Bus	_	_	_	ROMA7	A12	A12
192	+++	Bus	_	_	_	ROMA8	A13	A13
193	+++	Bus	_	_	_	ROMA12	A14	A14
194	+++	Bus	—	_	—	ROMA13	A15	A15
195	+++	Bus	—	_	—	ROMA15	A16	A16
196	+++	Bus	—	_	—	ROMA14	A17	A17
197	+++	Bus	_	_	_	ROMA16	A18	A18
198	+++	Bus	—	—	—	ROMA17	A19	A19
199	+++	Bus	—	_	—	RESERVED	A20	A20
200	+++	Bus	—	_	—	ROM0E#	A21	A21
201	In	Bus	_	_	_	CLK	A22	A22
28	In	Bus	_	_	_	RESERVED	A23	A23
29	I/O	Bus	- 8	8	150	PERR#††	A24††	A24††
30	I/O	Bus	- 8	8	150	SERR#††	A25††	A25††
53	I/O	Bus	- 8	8	150	ACTI	A26 †	A26 †
54	I/O	Bus	- 8	8	150	ENABKL	A27 †	A27 †

[†] These two pins usually function as ACTI and ENABKL, but can be reconfigured as additional address msbs (for 386/486/VL-Bus only) via configuration bit-6 (see other tables and pin descriptions for more details)

†† In internal clock synthesizer test mode, MCLK is output on A25 and VCLK is output on A24.

††† VL Mode Type is IN; PCI Mode Type is OUT.

Note: IOL and IOH drive listed above indicates 5V low drive and 3.3V high drive (see also XR6C)

Note: IOL/IOH are specified in mA; Load is specified in pF

28



PINLIST-BUSINTERFACE

<u>Pin #</u>	<u>Type</u>	<u>VccPlane</u>	<u>Іон</u>	Iol	Load	<u>PCI Bus</u>	<u>VL-Bus</u>	<u>CPUDirectLB</u>
51	I/O	Bus	- 8	8	150	AD0	D0	D0
50	I/O	Bus	- 8	8	150	AD1	D1	D1
49	I/O	Bus	- 8	8	150	AD2	D2	D2
48	I/O	Bus	- 8	8	150	AD3	D3	D3
47	I/O	Bus	- 8	8	150	AD4	D4	D4
46	I/O	Bus	- 8	8	150	AD5	D5	D5
45	I/O	Bus	- 8	8	150	AD6	D6	D6
44	I/O	Bus	- 8	8	150	AD7	D7	D7
41	I/O	Bus	- 8	8	150	AD8	D8	D8
40	I/O	Bus	- 8	8	150	AD9	D9	D9
38	I/O	Bus	- 8	8	150	AD10	D10	D10
37	<u>I/O</u>	Bus	- 8	8	150	AD11	<u>D11</u>	<u>D11</u>
36	I/O	Bus	-8	8	150	AD12	D12	D12
35	I/O	Bus	-8	8	150	ADI3	DI3	D13
	I/O	Bus	-8	8	150	AD14	D14	D14
	I/O	Bus	- 8	8	150	AD15	DIS	D15
20	L/O	Duc	0	0	150	AD16	D16	D16
20	I/O	Bus	-0	0	150	AD10	D10	D10
19	I/O	Dus	- 0	0	150	AD17	D1/	D1/
18	I/O	Bus	$-\delta$	8	150	AD18	D18	D18
1/	I/O	Bus	- 8	8	150	AD19	D19	D19
16	I/O	Bus	- 8	8	150	AD20	D20	D20
15	I/O	Bus	- 8	8	150	AD21	D21	D21
14	I/O	Bus	- 8	8	150	AD22	D22	D22
13	I/O	Bus	- 8	8	150	AD23	D23	D23
8	I/O	Bus	- 8	8	150	AD24	D24	D24
7	I/O	Bus	- 8	8	150	AD25	D25	D25
6	I/O	Bus	- 8	8	150	AD26	D26	D26
5	I/O	Bus	- 8	8	150	AD27	D27	D27
4	I/O	Bus	- 8	8	150	AD28	D28	D28
3	I/O	Bus	- 8	8	150	AD29	D29	D29
2	I/O	Bus	-8	8	150	AD30	D30	D30
1	I/O	Bus	- 8	8	150	AD31	D31	D31

Note: IOL and IOH drive listed above indicates 5V low drive and 3.3V high drive (see also XR6C)

Note: IOL/IOH are specified in mA; Load is specified in pF



PINLIST-DISPLAYMEMORYINTERFACE

Pin #	Type	Іон	IOL	Load	Function	Alt	Alt	Pin #	Type	Іон	IOL	Load	Function	Alt	Alt
145	I/O	-4	4	25	AAO	CFG0		162	I/O	- 2	2	20	MADO		
146	I/O	-4	4	$\frac{1}{25}$	AA1	CFG1	_	163	I/O	$-\frac{2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MAD1		
147	I/O	-4	4	25	AA2	CFG2	_	164	Ī/Ŏ	-2	2	$\overline{20}$	MAD2		
148	I/O	-4	4	25	AA3	CFG3	_	165	Ī/O	-2	2	20	MAD3		
149	I/O	-4	4	25	AA4	CFG4	_	166	I/O	-2	2	20	MAD4		
150	I/O	-4	4	25	AA5	CFG5	—	167	I/O	-2	2	20	MAD5		
151	I/O	-4		25	AA6	CFG6	_	168	I/O	-2	2	20	MAD6		
152	1/O	-4	4	25	AA7	CFG7	_	169	I/O	-2	2	20	MAD7		
153		-4	4	25	AA8	CFG8	_	170	$\frac{I}{O}$	-2	2	20	MAD8		
154	I/O	- 4	4	25	AA9	32KHZ		1/1	1/O	-2	2	20	MAD9		
00	Out	1	1	25	CAO	D16		172		$\frac{-2}{2}$	2	$\frac{20}{20}$	MADIU		
90	Out	-4	4	$\frac{23}{25}$	CA0	P10 D17	_	$\frac{1}{3}$	1/0	$\frac{-2}{2}$	$\frac{2}{2}$	20	MAD11 MAD12		
91	Out	-4	4	$\frac{23}{25}$	CA1	P18		174	1/0	$\frac{-2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MAD12 MAD13		
93	Out	-4		$\frac{23}{25}$	CA2	P19		175	1/0	$\frac{-2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MAD13		
94	Out	-4	4	$\frac{23}{25}$	CA4	P20	_	177	1/O	$\frac{-2}{-2}$	$\frac{2}{2}$	$\frac{20}{20}$	MAD14 MAD15		
95	Out	-4	4	$\frac{25}{25}$	CA5	P21	_	1//	1/0			20			
96	Out	-4	4	$\frac{1}{25}$	CA6	P22	_	127	I/O	-2	2	20	MBD0		
97	Out	-4	4	25	CA7	P23	_	128	I/O	-2	2	$\frac{-0}{20}$	MBD1		
98	I/O	-4	4	25	CA8	_	_	129	I/O	-2	2	$\frac{20}{20}$	MBD2		
99	I/O	-4	4	25	CA9	_	_	130	I/O	- 2	2	$\frac{-0}{20}$	MBD3		
								130	I/O	$-\frac{2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MBD3 MBD4		
156	Out	-4	4	25	RASA#	_	_	131	I/O	-2	$\frac{2}{2}$	$\frac{20}{20}$	MBD1 MBD5		
123	Out	-4	4	25	RASB#	_	_	132	I/O	$-\frac{2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MBD5 MBD6		
101	I/O	-4	4	25	RASC#	_	KEY	134	I/O	$-\frac{2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MBD0 MBD7		
		-						134	I/O	$-\frac{2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MBD9		
160	Out	-4	4	25	CASAL#	WEAL#	_	135	1/O	$\frac{2}{-2}$	$\frac{2}{2}$	$\frac{20}{20}$	MBD0		
159	Out	-4	4	25	CASAH#	CASA#	_	130	1/O	$\frac{2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MBD10		
126	Out	-4	4	25	CASBL#	WEBL#	_	137	1/0	$\frac{-2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MBD10 MBD11		
125	Out	-4	4	25	CASBH#	CASB#	_	140	1/0	$\frac{-2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MBD12		
104	I/O	_4	4	25	CASCL#	WECL#	VR6	1/1	1/0	$\frac{-2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MBD12 MBD13		
103	I/O	-4	4	25	CASCH#	CASC#	VR7	1/13	1/0	$\frac{-2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MBD13		
105	I, U	•	•	20	CIBCIII		, 10,	143	1/O	$\frac{-2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MBD14		
157	Out	_4	4	25	WFA#	WFAH#		144	1/0	- 2		20	WIDD15		
$\frac{137}{124}$	Out	_4	4	25	WER#	WFRH#		106	L/O	r	2	20	MCD0	VD2	
$\frac{124}{102}$	Out	_ 4	4	25	WEC#	WFCH#	PCI K	100	1/0	$\frac{-2}{2}$	$\frac{2}{2}$	20	MCD0	VD2 VD2	
102	Out		-	25	WLC//	WLCIII	TCLK	107	1/0	- 2	2	20	MCD1		
155	Out	_ 1	1	25	OFAR#			109	1/0	- 2	2	20	MCD2	VD4 VD5	
100		- 4		25	OEAD#			110	1/0	$\frac{-2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MCD3	VDJ VR6	
100	I/O	-+	-	23	OLC#	_	_	111	1/0	$\frac{-2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MCD4	VB0 VB7	
								112	1/O	$\frac{-2}{-2}$	$\frac{2}{2}$	$\frac{20}{20}$	MCD5	VG2	
								113	1/O	$-\frac{2}{2}$	$\frac{2}{2}$	$\frac{20}{20}$	MCD7	VG2	
								115	Ϊ/Ο	$-\bar{2}$	$\overline{2}$	$\frac{1}{20}$	MCD8	VG4	
								116	Ī/Õ	$-\bar{2}$	2	20	MCD9	VG5	
								117	I/O	-2	2	20	MCD10	VG6	
								118	I/O	-2	2	20	MCD11	VG7	
								119	I/O	-2	2	20	MCD12	VR2	
								120	I/O	-2	2	20	MCD13	VR3	
								121	1/0	-2	$\frac{2}{2}$	20	MCD14	VR4	
								122	1/0	-2	2	20	MCD15	VR5	

Note: IOL and IOH drive listed above indicates 5V low drive and 3.3V high drive (see also XR6C)

Note: IOL/IOH are specified in mA; Load is specified in pF



PIN PIST - CRT INTERFACE

<u>Pin #</u>	<u>Type</u>	<u>Іон</u>	Iol	Load	Function	Alt
65	Out	-12	12	150	HSYNC	_
64	Out	-12	12	150	VSYNC	_
55	_	_	_	_	RSET	_
60	Out	_	_	_	RED	_
58	Out	_	_	_	GREEN	_
57	Out	—	_	_	BLUE	_
59	Vcc	_	_	_	AVCC	_
56	Gnd	_	_	_	AGND	_

PIN PIST - PANEL INTERFACE

<u>Pin #</u>	Type	<u>Іон</u>	<u>Iol</u>	Load	Function	Alt	Alt
67	Out	- 8	8	50	FLM	_	
68	Out	- 8	8	50	LP	BLANK#	DE
69	Out	- 8	8	50	М	BLANK#	DE
70	Out	- 8	8	50	SHFCLK	_	
71	Out	- 8	8	50	P0	—	
72	Out	- 8	8	50	P1	—	
73	Out	- 8	8	50	P2	—	
74	Out	- 8	8	50	P3	—	
75	Out	- 8	8	50	P4	—	
76	Out	- 8	8	50	P5	—	
78	Out	- 8	8	50	P6	—	
79	Out	- 8	8	50	P7	—	
81	Out	- 8	8	50	P8	—	
82	Out	- 8	8	50	P9	—	
83	Out	- 8	8	50	P10	_	
84	Out	- 8	8	50	P11	—	
85	Out	- 8	8	50	P12		
86	Out	- 8	8	50	P13		
87	Out	- 8	8	50	P14	_	
88	Out	- 8	8	50	P15	_	

PINLIST-POWERMANAGEMENT

<u>Pin #</u>	<u>Type</u>	<u>Іон</u>	IOL	Load	Function	Alt	Alt
62	Out	- 8	8	80	ENAVDD	_	_
61	Out	- 8	8	80	ENAVEE	ENABKL	_
54	I/O	- 8	8	80	ENABKL	A27	_
53	I/O	- 8	8	80	ACTI	A26	_
178	In	_	_	_	STNDBY#	_	_

PIN LIST - CLOCK

<u>Pin #</u>	Type	<u>Іон</u>	<u>Iol</u>	Load	Function	Alt
203	In	_	_	_	XTALI	-
204	Out	_	_	_	Reserved	_
205	Vcc	_	_	_	CVCC0	_
206	Vcc	_	_	_	CVCC1	_
202	Gnd	_	_	_	CGND0	_
208	Gnd	_	_	_	CGND1	_

Note: CVCC must equal IVCC

80	Vcc	_	_	_	IVCC
181	Vcc	_	_	_	IVCC
77	Gnd	_	_	_	IGND
184	Gnd	_	_	_	IGND
9	Vcc	_	_	_	BVCC
42	Vcc	_	_	_	BVCC
12	Gnd	_	_	_	BGND
26	Gnd	_	_	_	BGND
39	Gnd	_	_	_	BGND
52	Gnd	_	_	_	BGND
158	Vcc	_	_	_	MVCCA
142	Vcc	_	_	_	MVCCB
108	Vcc	_	_	_	MVCCC
161	Gnd	_	_	_	MGNDA
139	Gnd	_	_	_	MGNDB
105	Gnd	_	_	_	MGNDC
66	Vcc	_	_	_	DVCC
63	Gnd	_	_	_	DGND
89	Gnd	_	_	_	DGND

PINLIST-POWER&GROUND

Pin # Type IOH IOL Load Function

Note: IVCC must equal CVCC

Note: IOL and IOH drive listed above indicates 5V low drive and 3.3V high drive (see also XR6C)

Note: IOL/IOH are specified in mA; Load is specified in pF



@





Pin Descriptions

PIN DESCRIPTIONS

CPU Direct/VL-Bus Interface

Pin #	PinName	Туре	Active	Description
207	RESET#	In	Low	Reset. For VL-Bus interfaces, connect to RESET#. For direct CPU local bus interfaces, connect to the system reset generated by the motherboard system logic for all peripherals (not the RESET# pin of the processor). ThisinputisignoredduringStandbymode (STNDBY# pin low) so that the remainder of the system (and the system bus) may be safely powered downduringStandbymodeifdesired.
22	ADS#	In	Low	Address Strobe. In VL-Bus and CPU local bus inter- faces indicates valid address and control signal infor- mation is present. It is used for all decodes and to indicate the start of a bus cycle.
31	M/IO#	In	Both	Memory / IO. In VL-Bus and CPU local bus interfaces indicates memory or I/O cycle: $1 = \text{memory}, 0 = \text{I/O}.$
11	W/R#	In	Both	Write / Read. This control signal indicates a write (high) or read (low) operation. It is sampled on the rising edge of the (internal) 1x CPU clock when ADS# is active.
23	RDYRTN# for 1x clock co CRESET for 2x clock co	nfig In nfig In	Low High	Ready Return. Handshaking signal in VL-Bus interface indicating synchronization of RDY# by the local bus master / controller to the processor. Upon receipt of this LCLK-synchronous signal the chip will stop driving the bus (if a read cycle was active) and terminate the current cycle.
24	LRDY#	Out/OC	Low	Local Ready. Driven low during VL-Bus and CPU local bus cycles to indicate the current cycle should be completed. This signal is driven high at the end of the cycle, then tri-stated. This pin is tri-stated during Standby mode (as are all other bus interface outputs).
25	LDEV#	Out	Low	Local Device. In VL-Bus and CPU local bus interfaces, this pin indicates that the chip owns the current cycle based on the memory or I/O address which has been broadcast. For VL-Bus, it is a direct output reflecting a straight address decode. This pin is tri-stated during Standby mode (as are all other bus interface outputs).
27	LCLK	In	Both	Local Clock. In VL-Bus this pin is connected to the CPU 1x clock. In CPU local bus interfaces it is connected to the CPU $1x \text{ or } 2x \text{ clock}$. If the input is a 2x clock, the processor reset signal must be connected to CRESET (pin 23) for synchronization of the clock phase.

Note: Pin names in parentheses (...) indicate alternate functions



CPU Direct/VL-Bus Interface (continued)

Pin #	PinNa	ame	Туре	Active	Description
43	BE0#	(BLE#)	In	Low	Byte Enable 0. Indicates data transfer on D7:D0 for the current cycle.
32	BE1#		In	Low	Byte Enable 1. Indicates data transfer on D15:D8 for the current cycle.
21	BE2#		In	Low	Byte Enable 2. Indicates data transfer on D23:D16 for the current cycle.
10	BE3#		In	Low	Byte Enable 3. BE3# indicates that data is to be trans- ferred over the data bus on D31:24 during the current access.
179 180 182 183 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 28 29 30	A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25	(VOUT) (MOUT)	In In In In In In In In In In In In In I	High High High High High High High High	 System Address Bus. In VL-Bus, and direct CPU interfaces, the address pins are connected directly to the bus. Address inputs through A23 are always available; A24-27 may be optionally used for other functions: In internal clock synthesizer test mode (TS#=0 at Reset), A24 becomes VCLK out and A25 becomes MCLK out. A26 and A27 may be alternately be used as General Purpose I/O pins or as Activity Indicator and Enable Backlight respectively (see panel interface pin descriptions and XR5C and XR72 for more details). If A26 and A27 are used as GPIO pins, they may be programmed as a 2-pin CRT Monitor DDC interface (VESATM "Display Data Channel" also referred to as the "Monitor Plug-n-Play" interface). Either A26 or A27 may also be used to output Composite Sync for support of an external NTSC / PAL encoder chip.
53 54	A26 A27	(ACTI) ((ENABKL)(GP0/DD/CS) I/O GP1/DC/CS) I/O	High High	

Note: Pin names in parentheses (...) indicate alternate functions


Pin Descriptions

CPU Direct/VL-Bus Interface (continued)

Pin #	PinName	Туре	Active	Description
51	D00	I/O	High	System Data Bus.
50	D01	I/O	High	
49	D02	I/O	High	In 32-bit CPU Local Bus designs these data lines
48	D03	I/O	High	connect directly to the processor data lines. On the vL-
47	D04	I/O	High	Bus they connect to the corresponding buffered or
46	D05	I/O	High	undullered data signal.
45	D06	I/O	High	These nine are tri stated during Standby mode (as are all
44	D07	I/O	High	other bus interface outputs).
41	D08	I/O	High	i i i i i i i i i i i i i i i i i i i
40	D09	I/O	High	
38	D10	I/O	High	
37	D11	I/O	High	
36	D12	I/O	High	
35	D13	I/O	High	
34	D14	I/O	High	
33	D15	I/O	High	
20	D16	I/O	High	
19	D17	I/O	High	
18	D18	I/O	High	
17	D19	I/O	High	
16	D20	I/O	High	
15	D21	I/O	High	
14	D22	I/O	High	
13	D23	I/O	High	
8	D24	I/O	High	
7	D25	I/O	High	
6	D26	I/O	High	
5	D27	I/O	High	
4	D28	I/O	High	
3	D29	I/O	High	
2	D30	I/O	High	
1	D31	I/O	High	

Note: Pin names in parentheses (...) indicate alternate functions



PCI Bus Interface

Pin #	PinName	Туре	Active	Description
207	RESET#	In	Low	Reset. This input is used to bring signals and registers in the chip to a consistent state. All outputs from the chip are tri-stated or driven to an inactive state. Thispin is ignored during Standby mode (STNDBY# pin low) sotheremainder of the system (and therefore the system bus) may be powered down if desired (all bus output pinsare also tri-stated in Standby mode).
201	CLK	In	High	Bus Clock. This input provides the timing reference for all bus transactions. All bus inputs except RESET# and INTA# are sampled on the rising edge of CLK. CLK may be any frequency from DC to 33MHz.
31	PAR	I/O	High	Parity. This signal is used to maintain even parity across AD0-31 and C/BE0-3#. PAR is stable and valid one clock after the address phase. For data phases PAR is stable and valid one clock after either IRDY# is asserted on a write transaction or TRDY# is asserted on a read transaction. Once PAR is valid, it remains valid until one clock after the completion of the current data phase (i.e., PAR has the same timing as AD0-31 but delayed by one clock). The bus master drives PAR for address and write data phases; the target drives PAR for read data phases.
22	FRAME#	In	Low	Cycle Frame. Driven by the current master to indicate the beginning and duration of an access. Assertion indicates a bus transaction is beginning (while asserted, data transfers continue); de-assertion indicates the transaction is in the final data phase.
23	IRDY#	In	Low	Initiator Ready. Indicates the bus master's ability to complete the current data phase of the transaction. During a write, IRDY# indicates valid data is present on AD0-31; during a read it indicates the master is prepared to accept data. A data phase is completed on any clock when both IRDY# and TRDY# are sampled asserted (wait cycles are inserted until this occurs).
24	TRDY#	S/TS	Low	Target Ready. Indicates the target's ability to complete the current data phase of the transaction. During a read, TRDY# indicates that valid data is present on AD0-31; during a write it indicates the target is prepared to accept data. A data phase is completed on any clock when both IRDY# and TRDY# are sampled asserted (wait cycles are inserted until this occurs).
27	STOP#	S/TS	Low	Stop. Indicates the current target is requesting the master to stop the current transaction.
25	DEVSEL#	S/TS	Low	Device Select. Indicates the current target has decoded its address as the target of the current access.

Note: S/TS stands for "Sustained Tri-state". These signals are driven by only one device at a time, are driven high for one clock before being released, and are not driven for at least one cycle after being released by the previous device. A pull-up provided by the bus controller is used to maintain an inactive level between transactions.



PCI	Bus	Interface
	(continued)

Pin #	PinName		Туре	Active	Description
29	PERR#	(VCLKOUT)	S/TS	Low	Parity Error. This signal is for the reporting of data parity errors (except for Special Cycles where SERR# is used). The PERR# pin is Sustained Tri-state and is driven active by the agent receiving the data for two clocks following the data when a data parity error is detected. PERR# will be driven high for one clock before being tri-stated as with all sustained tri-state signals. PERR# will not be reported until the chip has claimed the access by asserting DEVSEL# and completing the data phase.
30	SERR#	(MCLKOUT)	OD	Low	System Error. Used to report system errors where the result will be catastrophic (address parity error, data parity errors for Special Cycle commands, etc.). This output is actively driven for a single PCI clock cycle synchronous to CLK and meets the same setup and hold time requirements as all other bused signals. SERR# is not driven high by the chip after being asserted; it is pulled high only by a weak pull-up provided by the system, so SERR# on the PCI bus may take two or three clock periods to fully return to an inactive state.
179 180 182 183 185 186 187 188 189 190 191 192 193 194 195 196 197 198	ROMA0 ROMA1 ROMA2 ROMA3 ROMA3 ROMA4 ROMA5 ROMA5 ROMA13 ROMA6 ROMA7 ROMA8 ROMA13 ROMA13 ROMA14 ROMA14 ROMA14 ROMA14) 1 2 3 5 4 5 7	Out Out Out Out Out Out Out Out Out Out	High High High High High High High High	 BIOS ROM address outputs. See MAD8-15 (pins 170-177) for BIOS ROM data inputs. BIOS ROMs are not normally required in portable computer designs (Graphics System BIOS code is normally included in the System BIOS ROM). However, the 65548 provides BIOS ROM interface capability for development systems and add-in card Flat Panel Graphics Controllers. Note that a BIOS ROM interface is provided "through the chip" in PCI bus mode for compliance with the PCI bus specification which requires only one load on the PCI bus for the <u>entire</u> graphics subsystem.
200	ROMOE	#	Out	Low	BIOS ROM Output Enable.
199	Reserved		Out	n/a	This pin is reserved for future use and should not be connected. This pin is tri-stated at all times in PCI interface mode.
28	Reserved		In	n/a	This pin is reserved for future use and should be grounded. This pin is tri-stated in PCI interface mode.

Note: S/TS stands for "Sustained Tri-state". These signals are driven by only one device at a time, are driven high for one clock before being released, and are not driven for at least one cycle after being released by the previous device. A central pull-up provided by the bus controller is used to maintain an inactive level between transactions.



PCI Bus Interface (continued)

Pin #	PinName	Туре	Active	Description
51	AD00	I/O	High	PCI Address / Data Bus
50	AD01	I/O	High	
49	AD02	I/O	High	Address and data are multiplexed on the same pins. A
48	AD03	I/O	High	bus transaction consists of an address phase followed
47	AD04	Ĩ/Õ	High	by one or more data phases (both read and write bursts
46	AD05	Ī/O	High	are allowed by the bus definition)
45	AD06	I/O	High	are anowed by the bus definition).
$\frac{13}{44}$	AD07	I/O	High	The address phase is the clock cycle in which FRAME#
	AD07	I/O	mgn	is asserted (AD0.31 contain a 32 bit physical address)
41	AD08	I/O	High	For L/O the address is a byte address for memory and
40	AD09	I/O	High	approximation the address is a DWORD address
38	AD10	I/O	High	During data phases AD0.7 contain the LSD and 24.21
37	AD11	I/O	High	During data phases AD0-7 contain the LSB and 24-51
36	AD12	Ī/O	High	contain the MSB. write data is stable and valid when
35	AD13	Ī/O	High	IRDY# is asserted and read data is stable and valid
34	AD14	I/O	High	when TRDY# is asserted. Data is transferred during
33	AD15	I/O	High	those clocks when both IRDY# and TRDY# are
55	11015	I/O	mgn	asserted.
20	AD16	I/O	High	C/BE3-0 Command vne 65548
19	AD17	I/O	High	0000 Interrupt Acknowledge
18	AD18	I/O	High	0001 Special Cycle
17	AD19	I/O	High	0010 I/ORead
16	AD20	I/O	High	10011 $I/OWrite$
15	AD21	Ī/O	High	0100 -reserved-
14	AD22	Ī/O	High	0101 -reserved-
13	AD23	I/O	High	0110 MemoryRead
15	11025	I/O	mgn	0111 Memor Write
8	AD24	I/O	High	1000 -reserved-
7	AD25	I/O	High	1001 -reserved-
6	AD26	I/O	High	1010 ConfiguratioRead
5	AD27	I/O	High	1011 Configuration Vrite
4	AD28	I/O	High	1100 Memory Read Multiple
3	AD29	I/O	High	1101 Dual Address Cycle
2	AD30	I/O	High	1110 Memory Read Line
1	AD31	Ī/Ō	High	1111 Memory Read & Invalidate
		1.0	8	
43	C/BE0#	In	Low	Bus Command / Byte Enables. During the address
32	C/BE1#	In	Low	phase of a bus transaction these pins define the bus
21	C/BE2#	In	Low	command (see list above) During the data phase these
10	C/BE3#	In	Low	ning are byte enables that determine which byte lanes
10	C/DE3/	111	LOW	carry meaningful data: byte 0 corresponds to ΔD_0^{-7}
				byte 1 to 8-15, byte 2 to 16-23, and byte 3 to 24-31.
11	IDSEL	In	High	Initialization Device Select. Used as a chip select during configuration read and write transactions.



Display Memory Interface

Pin #	PinName	2		Туре	Active	Description
145	AA0	(LB#)	(CFG0)	I/O	High	Address bus for DRAMs A and B.
146	AA1	(Reserved)	(CFG1)	I/O	High	
147	AA2	(2X#)	(CFG2)	I/O	High	Please see the configuration table in the Extended
148	AA3	(Reserved)	(CFG3)	I/O	High	Register description section for complete details on the
149	AA4	(Reserved)	(CFG4)	I/O	High	configuration options for CFG0-8 (XR01 and XR6C).
150	AA5	(OS#)	(CFG5)	I/O	High	See also MAD2-7 (pins 164-169) and XR74 for
151	AA6	(AD#)	(CFG6)	I/O	High	additional configuration inputs (CFG10-15).
152	AA7	(TS#)	(CFG7)	I/O	High	
153	AA8	(LV#)	(CFG8)	1/0	High	Note that the "internal oscillator" option of the 66545 is no longer supported so for compatibility with the 65545, CFG5 must be pulled down on reset.
90	CA0		(P16)	Out	High	Address bus for DRAM C.
91	CA1		(P17)	Out	High	
92	CA2		(P18)	Out	High	
93	CA3		(P19)	Out	High	
94	CA4		(P20)	Out	High	
95	CA5		(P21)	Out	High	
96	CA6		(P22)	Out	High	
97	CA7		(P23)	Out	High	
98 99	CA8	(BLANK#))	Out	Hi (Lo)	CA8 may be configured as VAFC BLANK# out Reserved
156	RASA#			Out	Low	RAS for DRAM A
123	RASB#			Out	Low	RAS for DRAM B
101	RASC#			Out	Low	RAS for DRAM C or color key input from external PC-
		(VRDY)	(KEY)	In	High	Video source (or VAFC "Video System Ready" input)
160	CASAL#	(WEAL#)		Out	Low	CAS for the DRAM A lower byte
159	CASAH#	t (CASA#)		Out	Low	CAS for the DRAM A upper byte
126	CASBL#	(WEBL#)		Out	Low	CAS for the DRAM B lower byte
125	CASBH#	(CASB#)		Out	Low	CAS for the DRAM B upper byte
104	CASCL#	(WECL#)(VR6/VP1	4) I /O	Both	DRAM C low byte CAS, video in red-6 or VAFC VP14
103	CASCH#	= (CASC#)(\	R//VPI	5)1/0	Both	DRAM Chigh byte CAS, video in red-7 or VAFC VP15
157	WEA#	(WEAH#)		Out	Low	Write enable for DRAMA (reserved for WEAB0#)
124	WEB#	(WEBH#)		Out	Low	Write enable for DRAM B (reserved for WEAB1#/AA9)
102	WEC#	(WECH#)	(PCLK)	Out	Both	Write enable for DRAM C or video in port PCLK out
155	OEAB#			Out	Low	Output enable for DRAMs A and B
100	OEC#			Out	Low	Output enable for DRAM C
		(VCLK)		In	High	or VAFC "Video Input Clock" if DRAM C not used

Note: Pin names in parentheses (...) indicate alternate functions



Display Memory Interface (continued)

Pin #	PinName		Туре	Active	Description
162 163	MAD0 MAD1	(TSENA#) (ICTENA#)	I/O I/O	High High	Memory data bus for DRAM A (lower 512KB of display memory)
164 165	MAD2 MAD3	(CFG10) (ED0#) (CFG11) (PID0)	1/O 1/O	High Ligh	MAD2 7 are latched into VD74 hits 2.7 on reset for use
165	MAD3 MAD4	(CFG12) (PID1)	1/O	High	as additional configuration inputs (CEG12-15 are
167	MAD5	(CFG13) (PID2)	Ι/Ο	High	reserved by software for input of panel ID). These bits
168	MAD6	(CFG14) (PID3)	I/O	High	have no other internal hardware configuration function.
169	MAD7	(CFG15)	I/O	High	C C
170	MAD8	(PCI ROMD0)	I/O	High	PCI Bus: MAD8-15 are used as BIOS ROM Data
171	MAD9	(PCI ROMDI)	I/O	High	inputs during system startup (i.e., before the system
172	MAD10 MAD11	(PCI ROMD2)	1/O	High	enables the graphics controller memory interface). See
$173 \\ 174$	MAD11	(PCI ROMD3)	1/O 1/O	High	also pills 1/9-199 (ill PCI bus interface pill descriptions section) for BIOS ROM address and ROM Chin Select
175	MAD12 MAD13	(PCI ROMD4)	I/O	High	outputs
176	MAD14	(PCI ROMD6)	Ĩ/Ŏ	High	outputs.
177	MAD15	(PCI ROMD7)	I/O	High	
127	MBD0		I/O	High	Memory data bus for DRAM B (upper 512KB)
128	MBD1		Ĩ/Ŏ	High	(upper e 12112)
129	MBD2		I/O	High	
130	MBD3		I/O	High	
131	MBD4		I/O	High	
132	MBD5		I/O	High	
133	MBD6 MBD7		1/O	High	
134	MBD7 MBD8		1/O 1/O	High	
136	MBD9		I/O	High	
137	MBD10		Ϊ́Ο	High	
138	MBD11		I/O	High	
140	MBD12		I/O	High	
141	MBD13		I/O	High	
143	MBD14		I/O	High	
144	MBD15		1/0	High	
106	MCD0	(VB2)	I/O	High	Memory data bus for DRAM C (Frame Buffer)
107	MCD1	(VB3) (VP0)	I/O	High	
109	MCD2 MCD2	(VB4)(VP1)	I/O	High	When a frame buffer DRAM is not required, this bus
110	MCD3	(VB5)(VP2) (VP6)(VP3)	1/O 1/O	High	may optionally be used to input up to 18 bits of RGB data from an axternal PC Video subsystem or 16 bits of
112	MCD4 MCD5	(VB7)(VP4)	1/O	High	RGB from an external VAFC interface. Note that this
113	MCD6	(VG2)(VP5)	ľ/Ŏ	High	configuration also provides for additional panel outputs
114	MCD7	(VG3) (VP6)	Ī/Õ	High	so that a video input port may be implemented along
115	MCD8	(VG4) (VP7)	I/O	High	with a 24-bit true-color TFT panel (TFT panels never
116	MCD9	(VG5) (VP8)	I/O	High	need DRAM C).
117	MCD10	(VG6) (VP9)		High	
118	MCD11	(VG/)(VP10)	1/U 1/O	High	
119	MCD12	(VK2) (VR3) (VD11)	1/0	High	
120	MCD14	(VR4)(VP12)	I/O	High	
122	MCD15	(VR5) (VP13)	Ĩ/Ŏ	High	

Note: Pin names in parentheses (...) indicate alternate functions.

Note: If <u>ICTENA# is low</u> with <u>RESET# low</u>, a <u>rising edge on XTALI</u> will put the chip into '<u>In Circuit Test</u>' mode. In ICT mode, all digital signal pins become inputs which are part of a long path starting at ENAVDD (pin 62) and proceeding to lower pin numbers around the chip to pin 1 then to pin 208 and ending at VSYNC (pin 64). If all pins in the path are high, the VSYNC output will be high. If any pin is low, the VSYNC output will be low. Thus the chip can be checked in circuit to determine if all pins are connected properly by toggling all pins one at a time and observing the effect on VSYNC. XTALI must be toggled last because rising edges on XTALI with ICTENA# high or RESET# high will <u>exit ICT</u> mode. As a side effect, ICT mode effectively 3-states all pins except VSYNC. If <u>TSENA# is low</u> with <u>RESET # low</u>, a <u>rising edge on XTALI</u> will <u>3-state all pins</u>. An XTALI rising edge without the enabling conditions exits 3-state.



Pin Descriptions

PIN DESCRIPTIONS

Flat Panel Display Interface

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Pin #	PinNa	ame		T	ype A	ctive	Des	cription				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	71 72 73 74 75 76 78 79 81 82 83 84 85 86 87 88	P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15	(SHFCLK	(U) (U) (U) (U) (U) (U) (U) (U) (U) (U)	OutH	High High High High High High High High	8, 9 bit 1 for 5	, 12, or 1 panel inte P16-23). various p	6-bit flat pa erfaces may Refer to th anel types.	nel data ou also be su e table belo	utput. 18-1 upported (ow for con	oit and 24- see CA0-7 figurations
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	70	SHFC	CLK (CL	.2) (SHFC	CLKL) (Dut H	ligh	Shit	t Clock.	Pixel clock	for flat pa	nel data.	
68 LP (CL1) (DE) (BLANK#) Out High Latch Pulse. Flat Panel equivalent of HSYNC. 69 M (DE) (BLANK#) Out High M signal for panel AC drive control (may also b ACDCLK). May also be configured as BLANI Display Enable (DE) for TFT Panels (see XR4F 62 ENAVDD Out High Power sequencing controls for panel driver ele voltage VDD and panel LCD bias voltage VEE 53 ACTI (A26/GP0/DDAT/CS) I/O High Activity Indicator and Enable Backlight output be configured for other functions (see E) 54 ENBKL (A27/GP1/DCLK/CS) I/O High Activity Indicator and Enable Backlight output be configured for other functions (see E) 65548 65548 S DD DD TFT TFT TFT HR STN SS STN D S 71 P0 - UD3 UD7 B0 B0 B00 R1 R1 UR1 UR1 UR1 UR2	67	FLM			0	Dut H	ligh	Firs	t Line M	arker. Flat	Panel equiv	valent of V	SYNC.
	68	LP ((CL1) ((DE) (BL	ANK#)C	Dut H	ligh	Late	ch Pulse.	Flat Panel	equivalent	of HSYN	C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	69	М	((DE) (BL	ANK#)C	Out H	ligh	M s AC Dis	ignal for DCLK). play Enal	panel AC d May also b ble (DE) for	rive contro e configur TFT Pane	ol (may als ed as BLA lls (see XR	o be called NK# or as 4F bit-6).
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	62	ENA	VDD			out I	ligh	Pow	er seque	encing contr	ols for par	nel driver	electronics
5.3AC11(A26/GP0/JDA1/CS) I/OHigh High HighActivity indicator and Enable Backlight output the configured for other functions (see E: Registers XR5C and XR72 and pin descrip MCD0-15 and A26/A27 for more information).5.4MonoMonoMonoColor <td>61</td> <td>ENA</td> <td>VEE</td> <td>(ENA</td> <td>BKL) (</td> <td>Dut H</td> <td>ligh</td> <td>volt</td> <td>age VDD</td> <td>and panel L</td> <td>$\frac{CD}{D}$ bias vo</td> <td>ltage VEE</td> <td></td>	61	ENA	VEE	(ENA	BKL) (Dut H	ligh	volt	age VDD	and panel L	$\frac{CD}{D}$ bias vo	ltage VEE	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	53 54	ENB	(A26) KL (A27	/GP0/DD //GP1/DC	LK/CS)	/0 H I/O H	ligh	Act be Reg MC	configur isters X D0-15 ar	red for otl R5C and 2 nd A26/A27	hable Bac her function KR72 and for more in	ons (see pin desci nformatior	Extension Extension riptions of
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	65548	65548	Mono SS	Mono DD	Mono DD	Color TFT		Color TFT	Color TFTHR	Color STN STN SS	Color STN SS	Color STN DD	Color STN DD
96 P22 - - - R6 R12 - </td <td>Pin# 71 72 73 74 75 76 78 79 81 82 83 84 85 86 87 88 90 91 92 93 94 95 96 97 70</td> <td>Pin Name P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 SHFCLK</td> <td>8-bit - - - - - - - - - P0 P1 P2 P3 P4 P5 P6 P7 - - - - - - - - - - - - -</td> <td>8-bit UD3 UD2 UD1 UD0 LD3 LD2 LD1 LD0 - - - - - - - - - - - - -</td> <td>16-bit UD7 UD6 UD5 UD4 UD3 UD2 UD1 UD0 LD7 LD6 LD5 LD4 LD3 LD2 LD1 LD0 - - - - - - SHFCLK</td> <td>9/12/16- B0 B1 B2 B3 B4 G0 G1 G2 G3 G4 G5 R0 R1 R2 R3 R4 - - - SHFCL</td> <td>bit <u>18</u>/</td> <td>/24-bit B0 B1 B2 B3 B4 B5 B6 B7 G0 G1 G2 G3 G4 G5 G6 G7 R0 R1 R2 R3 R4 R5 R6 R7 FCLK</td> <td>18/24-bit B00 B01 B02 B03 B10 B11 B12 B13 G00 G01 G02 G03 G10 G11 G12 G13 R00 R01 R02 R03 R10 R11 R12 R13 SHFCLK</td> <td>8-bit(X4bP) R1 B1 B1 G2 R3 G4 R5 SHFCLKU - - - - - - - - - - - - -</td> <td>16-bit (4bP) R1 G1 B1 R2 B2 B3 R3 G3 B3 R4 G4 B5 R6 - - - SHFCLK</td> <td>8-bit(4bP) UR1 UG1 UB1 UR2 LR1 LG1 LB1 LB1 LR2 - - - - - - - - - - - - - - - - - -</td> <td>16-bit(4bP) UR0 UG0 UR1 LR0 LR0 LB0 LB1 UG2 LG1 LG2 LG2 - - - - - SHFCLK</td>	Pin# 71 72 73 74 75 76 78 79 81 82 83 84 85 86 87 88 90 91 92 93 94 95 96 97 70	Pin Name P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P13 P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 SHFCLK	8-bit - - - - - - - - - P0 P1 P2 P3 P4 P5 P6 P7 - - - - - - - - - - - - -	8-bit UD3 UD2 UD1 UD0 LD3 LD2 LD1 LD0 - - - - - - - - - - - - -	16-bit UD7 UD6 UD5 UD4 UD3 UD2 UD1 UD0 LD7 LD6 LD5 LD4 LD3 LD2 LD1 LD0 - - - - - - SHFCLK	9/12/16- B0 B1 B2 B3 B4 G0 G1 G2 G3 G4 G5 R0 R1 R2 R3 R4 - - - SHFCL	bit <u>18</u> /	/24-bit B0 B1 B2 B3 B4 B5 B6 B7 G0 G1 G2 G3 G4 G5 G6 G7 R0 R1 R2 R3 R4 R5 R6 R7 FCLK	18/24-bit B00 B01 B02 B03 B10 B11 B12 B13 G00 G01 G02 G03 G10 G11 G12 G13 R00 R01 R02 R03 R10 R11 R12 R13 SHFCLK	8-bit(X4bP) R1 B1 B1 G2 R3 G4 R5 SHFCLKU - - - - - - - - - - - - -	16-bit (4bP) R1 G1 B1 R2 B2 B3 R3 G3 B3 R4 G4 B5 R6 - - - SHFCLK	8-bit(4bP) UR1 UG1 UB1 UR2 LR1 LG1 LB1 LB1 LR2 - - - - - - - - - - - - - - - - - -	16-bit(4bP) UR0 UG0 UR1 LR0 LR0 LB0 LB1 UG2 LG1 LG2 LG2 - - - - - SHFCLK



CRT and Clock Interface

Pin #	PinName		Туре	Active	Description
65	HSYNC	(CSYNC)	Out	Both	CRT Horizontal Sync (polarity is programmable) or "Composite Sync" for support of various external NTSC / PAL encoder chips (see also XR27). Note CSYNC may optionally be output on the ACTI or ENABKL pins (see XR72).
64	VSYNC	(VSINT)	Out	Both	CRT Vertical Sync (polarity is programmable) or "Vsync Interval" for support of various external NTSC / PAL encoder chips (see also XR27).
60 58 57	RED GREEN BLUE		Out Out Out	High High High	CRT analog video outputs from the internal color palette DAC.
55	RSET		In	n/a	Set point resistor for the internal color palette DAC. A 270 1% resistor is required between RSET and AGND.
59 56	AVCC AGND		VCC GND		Analog power and ground pins for noise isolation for the internal color palette DAC. AVCC should be isolated from digital VCC as described in the Functional Description of the internal color palette DAC. AGND should be common with digital ground but must be tightly decoupled to AVCC. See the Functional Description of the internal color palette DAC for further information.
203	XTALI	(MCLK)	In	High	Crystal In. This pin serves as the input for an external reference oscillator (usually 14.31818 MHz). Note that in test mode for the internal clock synthesizer, MCLK is output on A25 (pin 30) and VCLK is output on A24 (pin 29).
204	(Reserved)		-	_	Reserved. The 'internal oscillator' option of the 65545 is no longer supported, so this pin (formerly 'Crystal Out' or 'XTALO') must be unconnected and pin 150 (OS# / CFG5) must be pulled down on reset for compatibility with the 65545.
205 202 206 208	CVCC0 CGND0 CVCC1 CGND1		VCC GND VCC GND	_ _ _ _	Analog power and ground pins for noise isolation for the internal clock synthesizer. Must be the same as VCC for internal logic. VCC/GND pair 0 and VCC/GND pair 1 pins must be carefully decoupled individually. Refer also to the section on clock ground layout in the Functional Description. Note that the CVCC voltage must be the same as the voltage for the internal logic (IVCC).
154	32KHz		In	High	Clock input for refresh of non-self-refresh DRAMs and panel power sequencing.

Note: Pin names in parentheses (...) indicate alternate functions



65548 Pin #	SignalName	SignalStatus	SignalPolarity
67	FLM	Forced Low	XR54 bit 7
68	LP	Forced Low	XR54 bit 6
70	SHFCLK	Forced Low	N/A
69	М	Forced Low	N/A
71	PO	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
72	P1	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
73	P2	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
74	P3	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
75	P4	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
76	P5	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
78	P6	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
79	P7	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
81	P8	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
82	P9	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
83	P10	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
84	P11	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
85	P12	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
86	P13	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
87	P14	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
88	P15	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
90	P16/CA0	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
91	P17/CA1	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
92	P18/CA2	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
93	P19/CA3	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
94	P20/CA4	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
95	P21/CA5	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
96	P22/CA6	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
97	P23/CA7	Forced Low	XR61 bit 7 (text); XR63 bit 7 (graphics)
62	ENAVDD	Forced Low	N/A
61	ENAVEE	Forced Low	N/A
54	ENABKL/A27	Forced Low	N/A
65	HSYNC	Forced Low	N/A
64	VSYNC	Forced Low	N/A
53	ACTI/A26	Forced Low	N/A
60,58,57	R,G,B	Forced Low	N/A

CRT/Panel Output Signal Status During Standby Mode

Display Memory Output Signal Status During Standby Mode

65548 Pin #	SignalName	SignalStatus
156	RASA#	Driven Low
123	RASB#	Driven Low
101	RASC#	Driven Low (see note 1)
157	WEA#	Driven High
124	WEB#	Driven High
102	WEC#	Driven High (see note 1)
160	CASAL#	Driven Low
159	CASAH#	Driven Low
126	CASBL#	Driven Low
125	CASBH#	Driven Low
104	CASCL#	Driven Low (see note 1)
103	CASCH#	Driven Low (see note 1)
155	OEAB#	Driven High
100	OEC#	Driven High (see note 1)
154-145	AA9-0	Pulled low with weak resistor
99-90	CA9-0	Driven Low
177-162	MAD15-0	Pulled low with weak resistor
144-143,141-140,138-127	MBD15-0	Pulled low with weak resistor
122-109,107-66	MCD15-0	Pulled low with weak resistor (see note 1)

Notes: 1 These pins are inputs when using the video input port. These pins are driven as outputs when using a frame buffer DRAM.



Power/Ground and Standby Control

Pin #	PinName	Туре	Active	Description
178	STNDBY#	In	Low	Standby Control Pin. Pulling this pin to ground places the 65548 in Standby Mode.
80 77	IVCC IGND	Vcc Gnd	_	Power / Ground (Internal Logic). $5V\pm10\%$ or $3.3V\pm0.3V$. Note that this voltage must be the same as $CVCC$ (voltage for internal clock synthesizer)
181 184	IVCC IGND	Vcc Gnd	_	CVCC (voltage for internal clock synthesizer).
9 12 26	BVCC BGND BGND	Vcc Gnd Gnd	- - -	Power / Ground (Bus Interface). $5V\pm10\%$ or $3.3V\pm0.3V$.
42 39 52	BVCC BGND BGND	Vcc Gnd Gnd	- - -	
66 63 89	DVCC DGND DGND	Vcc Gnd Gnd		Power / Ground (Display Interface). $5V\pm10\%$ or $3.3V\pm0.3V$.
158 161	MVCCA MGNDA	Vcc Gnd	_	Power / Ground (Memory Interface A). $5V\pm10\%$ or $3.3V\pm0.3V$.
142 139	MVCCB MGNDB	Vcc Gnd		Power / Ground (Memory Interface B). $5V{\pm}10\%$ or $3.3V~{\pm}0.3V.$
108 105	MVCCC MGNDC	Vcc Gnd	_	Power / Ground (Memory Interface C). $5V{\pm}10\%$ or $3.3V~{\pm}0.3V.$

BusSignalStatusDuringStandbyMode

65548	Signal	Signal Name-PCI		Name - VL	Standby SignalState		
Pin #	Name	Name Type		Name Type		VL	
31	PAR	I/O	M/IO#	In	Input	N/A	
24	TRDY#	S/TS	LRDY#	Out/DC	Pull-up	Tri-state	
27	STOP#	S/TS	LCLK	In	Pull-up	N/A	
25	DEVSEL#	S/TS	LDEV#	Out	Pull-up	Tri-state	
29	PERR#	S/TS	A24 (VOUT)	I/O	Pull-up	N/A	
30	SERR#	OD	A25 (MOUT)	I/O	Tri-state	N/A	
200	ROMOE#	Out	A20	In	INACTIVE	N/A	
179-180, 182-183,	ROMA0-17	Out	A2-A19	In	Tri-state	N/A	
185-198							
51-40, 38-33,	AD0-AD31	I/O	D00-D31	I/O	Input	Tri-state	
20-13, 8-1							



I/O Map

Port Address	Read	Write					
102	Global Enable (486 and VL-Bus Only)	Global Enable (486 and VL-Bus Only)					
200							
3B0 2D1	-						
<u>3B1</u>	-						
<u>3B2</u>	-	– Mono					
3B3		- Mode					
3B4	CRTC Index						
3B5	CRTC Data	CRTC Data					
<u>3B6</u>	-	-					
<u>3B7</u>	-	_					
3B8	Monochrome Mode Register (MODE)	Monochrome Mode Register (MODE)					
3B9	-	_					
3BA	Status Register (STAT)	Feature Control Register (FCR)					
3BB	_	_					
3BC							
3BD	Reserved for s	system parallel port					
3BE							
3BF							
300	Attribute Controller Index / Data	Attribute Controller Index / Data					
301	Attribute Controller Index / Data	Attribute Controller Index / Data					
202	Easture Dead Degister (ECD)	Missellencous Output Desister (MSD)					
$\frac{3C2}{2C2}$	reature Read Register (FCR)	Video Subarator Englis (VSE)					
303	- 0 I I	Video Subsystem Enable (VSE)					
3C4	Sequencer Index	Sequencer Index					
305	SequencerData	SequencerData					
306	Color Palette Mask	Color Palette Mask					
3C/	Color Palette State	Color Palette Read Mode Index					
3C8	Color Palette Write Mode Index	Color Palette Write Mode Index					
3C9	Color Palette Data	Color Palette Data					
3CA	Feature Read Register (FEAT)	_					
3CB	-	_					
3CC	Miscellaneous Output Register (MSR)	_					
3CD	-	_					
3CE	Graphics Controller Index	Graphics Controller Index					
3CF	Graphics Controller Data	Graphics Controller Data					
n3D0†	32-Bit DR Register Extensions	32-Bit DR Register Extensions					
n3D1†	32-Bit DR Register Extensions	32-Bit DR Register Extensions					
n3D2†	32-Bit DR Register Extensions	32-Bit DR Register Extensions					
n3D3†	32-Bit DR Register Extensions	32-Bit DR Register Extensions					
03D4	CRTC Index	CRTC Index Color					
03D5	CRTC Data	CRTC Data Color Mode					
03D6	CHIPS TM Extensions Index	CHIPS TM Extensions Index					
03D7	CHIPS TM Extensions Data	CHIPS TM Extensions Data					
03D8	CGA Mode Register (MODE)	CGA Mode Register (MODE)					
03D9	CGA Color Register (COLOR)	CGA Color Register (COLOR)					
03DA	Status Register (STAT)	Feature Control Register (FCR)					
03DB	_	Clear Light Pen FF (ignored)					
03DC	<u> </u>	Set Light Pen FF (ignored)					

† 32-Bit register addresses are of the form 'bnnn nn1b bbbb bb00' where 'bbbbbbbbb' is specified by I/O base register XR07 (default value = '01110100') and 'nnnnn' specifies 1 of 32 DRxx 32-bit registers



REGISTER SUMMARY - CGA MODE

<u>Register</u>	RegisterName	<u>Bits</u>	Access	<u>I/O Port - Mono</u>	<u>I/OPort-CGA</u>	Comment
ST00 (STAT)	Display Status	7	R	3BA	3DA	
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB(ignored)	3DB(ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9(ignored)	3DC (ignored)	ref only: no light pen
MODE	Mode Control	7	R/W	3B8	3D8	R/W also at XR7E
COLOR	Color Select	6	R/W	n/a	3D9	
RX, R0-11	'6845' Registers	0-8	R/W	3B4-3B5	3D4-3D5	
XRX, XR0-7F	Extension Registers	0-8	R/W	3D6-3D7	3D6-3D7	

REGISTER SUMMARY - EGA MODE

<u>Register</u>	<u>RegisterName</u>	<u>Bits</u>	Access	I/O Port - Mono	I/O Port - Color	<u>Comment</u>
MSR	Miscellaneous Output	7	W	3C2	3C2	
FCR	Feature Control	3	W	3BA	3DA	
ST00 (FEAT)	Feature Read (Input Status 0)	4	R	3C2	3C2	
ST01 (STAT)	Display Status (Input Status 1)	7	R	3BA	3DA	
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB(ignored)	3DB(ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9(ignored)	3DC (ignored)	ref only: no light pen
SRX, SR0-7	Sequencer	0-8	R/W	3C4-3C5	3C4-3C5	
CRX, CR0-3F	CRT Controller	0-8	R/W	3B4-3B5	3D4-3D5	
GRX, GR0-8	Graphics Controller	0-8	R/W	3CE-3CF	3CE-3CF	
ARX, AR0-14	Attributes Controller	0-8	R/W	3C0-3C1	3C0-3C1	
XRX, XR0-7F	Extension Registers	0-8	R/W	3D6-3D7	3D6-3D7	

REGISTER SUMMARY - VGA MODE

<u>Register</u> ENABLE VSE	<u>RegisterName</u> Global Enable Video Subsystem Enable	<u>Bits</u> 1 1	Access R/W W/O	<u>I/O Port - Mono</u> 102 (486/VL-Bus) 3C3 (486/VL-Bus)	<u>I/O Port - Color</u> 102 (486/VL-Bus) 3C3 (486/VL-Bus)	<u>Comment</u> Disabled by XR70 bit-7
MSR	Miscellaneous Output	7	W R	3C2 3CC	3C2 3CC	
FCR	Feature Control	3	W R	3BA 3CA	3DA 3CA	
ST00 (FEAT)	Feature Read (Input Status 0)	4	R	3C2	3C2	
ST01 (STAT)	Display Status (Input Status 1)	6	R	3BA	3DA	
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB(ignored)	3DB(ignored)	Ref only: No light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9(ignored)	3DC (ignored)	Ref only: No light pen
DACMASK	Color Palette Pixel Mask	8	R/W	3C6	3C6	
DACSTATE	Color Palette State	2	R	3C7	3C7	
DACRX	Color Palette Read-Mode Index	8	W	3C7	3C7	
DACWX	Color Palette Write-Mode Index	8	R/W	3C8	3C8	
DACDATA	Color Palette Data 0-FF	3x6	R/W	3C9	3C9	
SRX, SR0-7 CRX, CR0-3F GRX, GR0-8 ARX, AR0-14 XRX, XR0-7F	Sequencer CRT Controller Graphics Controller Attributes Controller Extension Registers	0-8 0-8 0-8 0-8	R/W R/W R/W R/W	3C4-3C5 3B4-3B5 3CE-3CF 3C0-3C1 3D6-3D7	3C4-3C5 3D4-3D5 3CE-3CF 3C0-3C1 3D6-3D7	
DR00-0F	32-Bit Extension Registers	32	R/W	n3D0-n3D3	n3D0-n3D3	Programmable I/O address
PR0-17	PCI Configuration	8, 16, 32	R/W	System Dependent	System Dependent	PCI Bus Only



REGISTER SUMMARY - INDEXED REGISTERS (VGA)

<u>Register</u>	<u>RegisterName</u>	<u>Bits</u>	<u>RegisterType</u>	Access(VGA)	Access(EGA)	<u>I/OPort</u>
SRX	SequencerIndex	3	VGA/EGA	R/W	R/W	3C4
SR0	Reset	2	VGA/EGA	R/W	R/W	3C5
SR1	Clocking Mode	6	VGA/EGA	R/W	R/W	3C5
SR2	Plane Mask	4	VGA/EGA	R/W	R/W	3C5
SR3	Character Map Select	6	VGA/EGA	R/W	R/W	3C5
SR4	Memory Mode	3	VGA/EGA	R/W	R/W	3C5
SR7	Reset Horizontal Character Counter	0	VGA	W	n/a	3C5
CRX	CRTC Index	6	VGA/EGA	R/W	R/W	3B4 Mono, 3D4 Color
CR0	Horizontal Total	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR1	Horizontal Display End	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR2	Horizontal Blanking Start	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR3	Horizontal Blanking End	5+2+1	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR4	Horizontal Retrace Start	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR5	Horizontal Retrace End	5+2+1	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR6	Vertical Total	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR7	Overflow	5	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR8	Preset Row Scan	5+2	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR9	Character Cell Height	5+3	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRA	Cursor Start	5+1	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRB	Cursor End	5+2	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRC	Start Address High	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRD	Start Address Low	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRE	Cursor Location High	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CRF	Cursor Location Low	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
LPENH	Light Pen High	8	VGA/EGA	R	R	3B5 Mono, 3D5 Color
LPENL	Light Pen Low	8	VGA/EGA	R	R	3B5 Mono, 3D5 Color
CR10	Vertical Retrace Start	8	VGA/EGA	R/W	W	3B5 Mono, 3D5 Color
CR11	Vertical Retrace End	4+4	VGA/EGA	R/W	W	3B5 Mono, 3D5 Color
CR12	Vertical Display End	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR13	Offset	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR14	Underline Row Scan	5+2	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR15	Vertical Blanking Start	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR16	Vertical Blanking End	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR17	CRT Mode Control	7	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR18	Line Compare	8	VGA/EGA	R/W	R/W	3B5 Mono, 3D5 Color
CR22	Graphics Controller Data Latches	8	VGA	R	n/a	3B5 Mono, 3D5 Color
CR24	Attribute Controller Index/Data Latch	1	VGA	R	n/a	3B5 Mono, 3D5 Color
GRX	Graphics Controller Index	4	VGA/EGA	R/W	R/W	3CE
GR0	Set/Reset	4	VGA/EGA	R/W	R/W	3CF
GR1	Enable Set/Reset	4	VGA/EGA	R/W	R/W	3CF
GR2	Color Compare	4	VGA/EGA	R/W	R/W	3CF
GR3	Data Rotate	5	VGA/EGA	R/W	R/W	3CF
GR4	Read Map Select	2	VGA/EGA	R/W	R/W	3CF
GR5	Mode	6	VGA/EGA	R/W	R/W	3CF
GR6	Miscellaneous	4	VGA/EGA	R/W	R/W	3CF
GR7	Color Don't Care	4	VGA/EGA	R/W	R/W	3CF
GR8	Bit Mask	8	VGA/EGA	R/W	R/W	3CF
ARX	Attribute Controller Index	6	VGA/EGA	R/W	R/W	3C0 (3C1)
AR0-F	Internal Palette Regs 0-15	6	VGA/EGA	R/W	R/W	3C0 (3C1)
AR10	Mode Control	7	VGA/EGA	R/W	R/W	3C0 (3C1)
AR11	Overscan Color	6	VGA/EGA	R/W	R/W	3C0 (3C1)
AR12	Color Plane Enable	6	VGA/EGA	R/W	R/W	3C0 (3C1)
AR13	Horizontal Pixel Panning	4	VGA/EGA	R/W	R/W	3C0 (3C1)
AR14	Color Select	4	VGA	R/W	n/a	3C0 (3C1)



EXTENSION REGISTER SUMMARY: 00-2F

EXT	ENSION REGISTER SUMMA	RY:	00-21	F			CH	IPS' VO	GA Pro	duct I	amily	
Reg	Register Name	Bits	Access	Port	Reset	82C45	0 64300	64310	65510	65530	65535	65545
XRX	ExtensionIndex	7	R/W	3D6	- x x x x x x x x x x x	-	- <u> </u>	~	~	1	1	1
XR00	ChipVersion	8	R/O	3D7	1101 11 r r	1	1	1	1	1	1	1
XR01	Configuration	8	R/O	3D7	ddddddd	1	1	1	1	1	1	1
XR02	CPUInterfaceControl1	8	R/W	3D7	00000000	1	1	1	1	1	1	1
XR03	CPUInterfaceControl2 (<i>ROM Intfc</i>)	5	R/W	3D7	- 00 - 0 - 0 x		1	1				1
XR04	MemoryControl1	5	R/W	3D7	0 0 - 0 0 0	1	1	1	1	1	1	1
XR05	MemoryControl2 (Clock Control)	8	R/W	3D7	000000000		1	1			1	1
XR06	Palette Control (DRAM Intfc)	8	R/W	3D7	000000000		1	1	1	1	1	1
XR07	I/OBase	8	R/W	3D7	11110100		1	1				1
XR08	LinearAddressingBase (LinearBaseL)	8	R/W	3D7	x		1	1			1	1
XR09	-reserved- (Linear Base H)			3D7			1	1				
XR0A	-reserved- (XRAM Mode)			3D7			1	1				
XR0B	CPU Paging	7	R/W	3D7	00 00 • 000	1	1	1	1	1	1	1
XR0C	StartAddressTop	2	R/W	3D7	X X	1	1	1	1	1	1	1
XR0D	AuxiliarvOffset	2	R/W	3D7	0 0	1	1	1	1	1	1	1
XR0E	TextModeControl	6	R/W	3D7	000000	1	1	1	1	1	1	1
XR0F	Software Flags0	8	R/W	3D7	x		1	1	1	1	1	1
VD10	Single/LowMon	0	D/W	207		1	1	1	1	,	1	1
VD11	Single/LowMap HighMap	0	K/W D/W	3D7	* * * * * * * * *	•	v (× /	•	v	•	•
VD12	reconved	0	K/ W	207	* * * * * * * * *	v	v	v	•	•	•	•
VD12	-ieserved			3D7 2D7		•	•	•	•	•	•	•
VD1	-reserved-	2	 D/W	3D7 2D7	0 00							
AK14 VD15	Ellulationvioue Writ Protoct	3 0	K/W D/W	3D7	000	•	v (× /	•	v	•	•
VD16	Vontice Dyenflow	0	K/W D/W	207		•	~	•	~	V	· /	· /
AK10 VD17	Vertical Vertion	כ ד	K/W D/W	207	• 0 • 0 • 0 0 0	•	v (•	•	•	· /	· /
AKI/ VD19	Alternate HDignEnd	0	K/W D/W	3D7	• 0 0 0 0 0 0 0 0		~	× /			•	•
VD10	AlternateHSyneStart (Half line)	0		207	* * * * * * * * *	•	•	•	•	•	•	•
VD1A	AlternateHSyncStart (1101j-une)	0		3D7 2D7	* * * * * * * * *	· /	•	•	•	•	•	•
VD1D	AlternateHTotal	0		207		•	•	•	•	•	•	•
XP1C	Alternate H Blank Start / H Danal Siza	8		307		•	•	•	•	•	•	•
	Alternate II Diank Start / III and Size	0		207		•	•	•	•	•	•	•
XD1F	Alternat Offset	8		307	•••••	•	•	•	•	•	•	•
VD1E	VirtualECA Switch Dogistor	5		307	A A A A A A A A A A A A A A A A A A A	•	•	•	•	•	•	•
	vii tuai LOAS witch Kegister	5	IV/ W	307	0	v	v	v	v	v	v	v
XR20	-reserved-			3D7		•	•	•	•	•	•	•
XR21	FPAlternateHSyncStart	8	R/W	3D7	x x x x x x x x x	•	•	•	•	1	•	•
XR22	FPAlternateHSyncEnd	8	R/W	3D7	X X X X X X X X X	•	•	•	•	1	•	•
XR23	FPAlternateHorizontalTotal	8	R/W	3D7	x x x x x x x x x	•	•	•		1	•	•
XR24	F PAltMaxScanline	5	R/W	3D7	• • • x x x x x x	•	•	•	~	1	1	1
XR25	FPAlt IxtH VirtPanelSize	8	R/W	3D7	x	•	•	•	•	~	1	1
XR26	AltHSyncStart	8	R/W	3D7	X X X X X X X X X	•	•	•	•	•	1	1
XR27	VideoOutputControl	8	R/W	3D7	000000000	•	•	•	•	•	•	•
XR28	Videonterface	5	R/W	3D7	00000-	1	1	~	1	1	1	
XR29	HalfLineCompare	8	R/W	3D7	x	•	•	•	•	•	•	1
XR2A	-reserved-			3D7		•	•		•	•	•	•
XR2B	Software Flags 1	8	R/W	3D7	000000000	~	~	~	v	√	1	√
XR2C	FLMDelay	8	R/W	3D7	x		•	•	<i>✓</i>	v	v	v
XR2D	LP Delay	8	R/W	3D7	x	•	•	•	✓	v	v	v
XR2E	LP Delay	8	K/W	3D7	x	•	•	•		v	v	v
XR2F	LPWidth	8	R/W	3D7	X X X X X X X X X				✓	✓	✓	✓

x = Not changed by reset (indeterminate on power-up) **Reset Codes:**

- = Not implemented (always reads 0)

d = Set from the corresponding external pin on trailing edge of reset r = Chip revision # (starting from 0000)

• = Reserved (read/write, reset to 0)

0/1 = Reset to 0/1 by trailing edge of reset

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column Note: 82C450 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)



EXTENSION REGISTER SUMMARY: 3 0-5F

CHIPS' VGA Product Family

<u>Reg</u>	Register Name	<u>Bits</u>	Access	Port 1	<u>Reset</u>	<u>82C450</u>	<u>64300</u>	<u>64310</u>	<u>65510</u>	<u>65530</u>	65535	<u>65545</u>
XR30	ClockDivideControl	6	R/W	3D7	• • x x x x x x x		1	1			✓	1
XR31	ClockM-Divisor	8	R/W	3D7	X X X X X X X X X		1	1			✓	1
XR32	ClockN-Divisor	8	R/W	3D7	x x x x x x x x x		1	1			✓	1
XR33	ClockControl	7	R/W	3D7	0000•000		1	1			✓	1
XR34	-reserved-			3D7								
XR35	-reserved-			3D7								
XR36	-reserved-			3D7								
XR37	-reserved-			3D7								
XR38	-reserved-			3D7							•	
XR39	VideoPortControl	2	R/W	3D7	00						•	
XR3A	Color Key 0	8	R/W	3D7	x x x x x x x x x x		1	1			~	1
XR3B	Color Key 1	8	R/W	3D7	x x x x x x x x x x		1	1		•	✓	1
XR3C	Color Key 2	8	R/W	3D7	x x x x x x x x x x		1	1		•	1	1
XR3D	Color Key Mask 0	8	R/W	3D7	x x x x x x x x x x		1	1		•	1	1
XR3E	Color Key Mask 1	8	R/W	3D7	x x x x x x x x x x	•	1	1		•	1	1
XR3F	Color Key Mask 2	8	R/W	3D7	x x x x x x x x x x	•	1	1	•	•	1	1
XR40	BitBlConfiguration	2	R/W	3D7	x x		1	1				1
XR41	-reserved-			3D7								
XR42	-reserved-			3D7								
XR43	-reserved-			3D7							•	
XR44	SoftwareFlagRegister2	8	R/W	3D7	x x x x x x x x x x		1	1	1	✓	1	1
XR45	SoftwareFlagRegister3	8	R/W	3D7	x x x x x x x x x x						1	1
XR46	-reserved-			3D7							•	
XR47	-reserved-			3D7							•	
XR48	-reserved-			3D7							•	
XR49	-reserved-			3D7								
XR4A	-reserved-			3D7						•		
XR4B	-reserved-			3D7		•			•	•	•	
XR4C	-reserved-			3D7		•			•	•	•	•
XR4D	-reserved-			3D7		•			•	•	•	•
XR4E	-reserved-			3D7		•	•	•	•	•	•	•
XR4F	PanelFormat2	7	R/W	3D7	x x x x • x x x	•	•	•	•	•	1	1
XR50	PanelFormat1	8	R/W	3D7	x x x x x x x x x x				1	✓	1	1
XR51	DisplayType	7	R/W	3D7	$000\bullet 0000$				1	✓	~	1
XR52	PowerDownControl	8	R/W	3D7	00000001		1	1	1	✓	~	1
XR53	PanelFormat3	8	R/W	3D7	0 00000x0				1	✓	1	1
XR54	PaneInterface	8	R/W	3D7	x x x x x x x x x x				1	✓	1	1
XR55	HCompensation	8	R/W	3D7	x x x x x x x x x x	•			1	1	1	1
XR56	HCentering	8	R/W	3D7	x x x x x x x x x x	•			1	1	1	1
XR57	VCompensation	8	R/W	3D7	x x x x x x x x x x	•			1	1	1	~
XR58	VCentering	8	R/W	3D7	x x x x x x x x x x	•			1	1	1	1
XR59	VLineInsertion	7	R/W	3D7	x x x • x x x x	•		•	1	1	1	1
XR5A	V Line Replication	4	R/W	3D7	•••• X X X X	•		•	1	1	1	1
XR5B	PowerSequencingDelay	8	R/W	3D7	10000001	•		•	1	1	✓	✓
XR5C	ActivityIndicatorControl	7	R/W	3D7	$0 \mathbf{x} \bullet \mathbf{x} \mathbf{x} \mathbf{x} \mathbf{x} \mathbf{x}$		•	•	•	•	✓	✓
XR5D	FP Diagnostic	8	R/W	3D7	000000000		•	•	•	·	1	1
XR5E	ACDCLK(M)Control	8	R/W	3D7	X X X X X X X X X		•	•	~	1	1	1
XR5F	XRAMAreaPointer (PwrdnRefresh)	8	R/W	3D7	000000000	•				1	1	1

Reset Codes:	x = Not changed by reset (indeterminate on power-up)
---------------------	--

- = Not implemented (always reads 0)

d = Set from the corresponding external pin on trailing edge of reset

r = Chip revision # (starting from 0000)

• = Reserved (read/write, reset to 0) 0/1 = Reset to 0/1 by trailing edge of reset

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column **Note:** 82C450 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)



EXTENSION REGISTER SUMMARY: 60-7F

CHIPS' VGA Product Family Reg Register Name Bits Access Port Reset 82C450 64300 64310 <u>65510 65530 65535 65545</u> XR60 BlinkRateControl R/W 8 3D7 1000011 8 1 1 XR61 SmartMap^TControl R/W 3D7 ⁄ XR62 SmartMapTMShifParameter 1 1 1 1 8 R/W 3D7 * * * * * * * * * 1 XR63 SmartMapTMColorMappingControl 1 8 R/W 3D7 1 1 x 1 x x x x x x 1 1 XR64 FPAlternateVerticalTotal 8 R/W 3D7 1 1 1 XR65 FPAlternateOverflow 1 6 R/W 3D7 x x x • • x x x 1 1 XR66 FPAlternateVerticalSyncStart 8 R/W 3D7 1 1 FPAlternateVerticalSyncEnd 4 R/W 3D7 XR67 • • • • x x x x x XR68 FP Vertical Panel Size 8 R/W 3D7 XXXXXXXX 3D7 XR69 -reserved-----3D7 XR6A -reserved---___ XR6B -reserved------3D7 XR6C ProgrammableOutpuDrive 5 R/W 3D7 ••0000d• XR6D -reserved----3D7 --XR6E Polynomial FRC Control 8 R/W 3D7 10111101 1 1 XR6F FrameBufferControl 8 R/W 3D7 1 ~ XR70 Setup/Disable Control 1 R/W 3D7 0 - - - - - - -1 / 1 XR71 -reserved-(GPIO Control) ----3D7 / ~ XR72 ExternalDeviceI/O (GPIOData) 8 R/W 3D7 0000000001 XR73 MiscellaneousControl 8 R/W 3D7 00000000 XR74 Configuration2 6 R/O 3D7 d d d d d - -XR75 -reserved-(Software Flags 3) 3D7 ----3D7 XR76 -reserved-----3D7 XR77 -reserved------XR78 -reserved-3D7 ___ --XR79 -reserved-----3D7 XR7A -reserved-3D7 ----XR7B -reserved-3D7 ----R/W XR7C XRAMControl ••000000 6 3D7 0 x x x x x x x x 1 **XR7D** Diagnostic 8 R/W 3D7 1 1 1 1 1 XR7E CGA Color Select / H Pulse Width 6 R/W 3D7 1 1 1 - - X X X X X X XR7F Diagnostic 8 R/W 3D7 00 x x x x 001

x = Not changed by reset (indeterminate on power-up) **Reset Codes:**

- = Not implemented (always reads 0)

- d = Set from the corresponding external pin on trailing edge of reset r = Chip revision # (starting from 0000)
- = Reserved (read/write, reset to 0) 0/1 = Reset to 0/1 by trailing edge of reset

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column Note: 82C450 & 64xxx VGAs drive CRTs only, 65xxx VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)



32-BIT EXTENSION REGISTER SUMMARY

Reg	<u>Group</u>	Register Name	<u>Bits</u>	Access	<u>Port</u>		Re	set	
DR00	BitBlt	BitBlt Offset	24	R/W	83D0-3	x x x x	x x x x x x x x x x	x x x x	x x x x x x x x x
DR01	BitBlt	BitBlt Pattern ROP	25	R/W	87D0-3		x x x x x x	x x x x x x x x x x	x x x x x x x x x
DR02	BitBlt	BitBlt BG Color	32	R/W	8BD0-3	x x x x x x x x x x	x x x x x x x x x x	x x x x x x x x x x	x x x x x x x x x
DR03	BitBlt	BitBlt FG Color	32	R/W	8FD0-3	x x x x x x x x x x	x x x x x x x x x x	x x x x x x x x x x	x x x x x x x x x
DR04	BitBlt	BitBlt Control	21	R/W	93D0-3		0 x x x x	x x x x x x x x x x	x x x x x x x x x x
DR05	BitBlt	BitBlt Source	21	R/W	97D0-3		x x x x x x	x	x
DR06	BitBlt	BitBlt Destination	21	R/W	9BD0-3		x x x x x x	x x x x x x x x x x	x x x x x x x x x
DR07	BitBlt	BitBlt Command	24	R/W	9FD0-3	0 0 0 0	00000000	x x x x	x x x x x x x x x
DR08	Cursor	CursonControl	13	R/W	A3D0-3			000000000	000 • • • 00
DR09	Cursor	Cursor Color 0-1	32	R/W	A7D0-3	x	x	x	x
DR0A	Cursor	Cursor Color 2-3	32	R/W	ABD0-3	x x x x x x x x x	x	x	x x x x x x x x x
DR0B	Cursor	Cursor Position	24	R/W	AFD0-3	x x x x	x x x x x x x x x x	x x x x	x x x x x x x x x
DR0C	Cursor	CursonBaseAddress	11	R/W	B3D0-3		x x x x x x	x x x x x x	
DR0D	Reserved	Reserved	0	-	B7D0-3				
DR0E	Reserved	Reserved	0	-	BBD0-3				
DR0F	Reserved	Reserved	0	—	BFD0-3				

Reset Codes:	x = Not changed by reset (indeterminate on power-up)
	d = Set from configuration pin on trailing edge of reset

- = Not implemented (always reads 0)
 = Not implemented (read/write, reset to 0)
 0/1 = Reset to 0/1 by trailing edge of reset



PCI CONFIGURATION REGISTER SUMMARY

Reg	Register Name	<u>Bits</u>	Access	<u>Offset</u>	Reset
VENID	VendorID	16	R	00h	00010000 0010 11 00
DEVID	Device ID	16	R	02h	00000000 11011100
DEVCTL	Device Control	16	R/W	04h	10 1000000
DEVSTAT	DeviceStatus	16	R/C	06h	000000000000
REV	Revision ID	8	R	08h	rr
PRG	ProgrammingInterface	8	R	09h	0000000
SUB	Sub Class Code	8	R	0Ah	0000000
BASE	Base Class Code	8	R	0Bh	00000011
_	Reserved (Cache Line Size)	8	_	0Ch	
_	Reserved(LatencyTimer)	8	_	0Dh	
_	Reserved(HeaderType)	8	-	0Eh	
BIST	Reserved(Built-In-Self-Test)	8	R	0Fh	
MBASE	MemoryBaseAddress	32	R/W	10h	x x x x x x x x x x x x x x x x x x x
_	ReservedBaseAddress)	32	-	14h	
_	Reserved(BaseAddress)	32	-	18H	
_	Reserved(BaseAddress)	32	_	1Ch	
_	Reserved(BaseAddress)	32	-	20h	
_	Reserved(BaseAddress)	32	_	24h	
_	Reserved	32	-	28h	
_	Reserved	32	_	2Ch	
RBASE	ROMBaseAddress	32	R/W	30h	x x x x x x x x x x x x x x x · · · · ·
_	Reserved	32	-	34h	
-	Reserved	32	—	38h	
_	Reserved (Interrupt Line)	8	_	3Ch	
_	Reserved (Interrupt Pin)	8	_	3Dh	
_	Reserved (Minimum Grant)	8	_	3Eh	
_	Reserved (Maximum Latency)	8	_	3Fh	

Access Codes: R = Read, W = Write, C = Clear (1s written to specific bits will clear those bits)

Reset Codes: x = Not changed by reset (indeterminate on power-up)

- = Not implemented (always reads 0)

- = Not implemented (read/write, reset to 0)
- 0 = Reset to 0 by trailing edge of reset
- 1 = Reset to 1 by trailing edge of reset r = Chip revision # (starting from 000)



Registers

GLOBAL CONTROL (SETUP) REGISTERS

The Setup Control Register and Video Subsystem Enable registers are used to enable or disable the VGA. The Setup Control register is also used to place the VGA in normal or setup mode (the Global Enable Register is accessible <u>only during Setup</u> <u>mode</u>). The Video Subsystem Enable register is used only in Local Bus configurations. The various internal 'disable' bits 'OR' together to provide multiple ways of disabling the chip; all 'disable' bits must be off to enable access to the chip. When the chip is 'disabled' in this fashion, only bus access is disabled; other functions remain operational (memory refresh, display refresh, etc).

<u>Note</u>: In setup mode in the <u>IBM</u> VGA, the Global Setup Register (defined as port address 102) actually occupies the *entire I/O space*. Only the lower 3 bits are used to decode and select this register. To avoid bus conflicts with other peripherals, reads should only be performed at the 10xh port addresses while in setup mode. To eliminate potential compatibility problems in widely varying PC systems, CHIPS' VGA controllers decode the Global Setup register at I/O port 102h <u>only</u>.

PCI CONFIGURATION REGISTERS

For PCI bus configuration in the 65548, ten 16-bit registers are implemented to allow identification of the chip, examination of various internal states, configuration of memory and I/O base addresses, and control of settings for various modes of operation. These registers are located at various offsets into the PCI configuration space which may be I/O or memory mapped depending on the system design.

GENERAL CONTROL REGISTERS

Two Input Status Registers read the SENSE function (Virtual Switch Register or internal RGB comparator output), pending CRT interrupt, display enable / horizontal sync output, and vertical retrace / video output. The Feature Control Register selects the vertical sync function while the Miscellaneous Output Register controls I/O address selection, clock selection, CPU access to display memory, display memory page selection, and horizontal and vertical sync polarity.

CGA REGISTERS

CGA Mode and Color Select registers are provided on-chip for emulation of CGA modes.

SEQUENCER REGISTERS

The Sequencer Index Register contains a 3-bit index to the Sequencer Data Registers. The Reset Register forces an asynchronous or synchronous reset of the sequencer. The Sequencer Clocking Mode Register clocking functions, controls master video enable/disable and selects either an 8 or 9 dot character clock. A Plane/Map Mask Register enables the color plane and write protect. The Character Font Select Register handles video intensity and character generation and controls the display memory plane through the character generator select. The Sequencer Memory Mode Register handles all memory, giving access by the CPU to 4 / 16 / 32 KBytes, Odd / Even addresses (planes) and writing of data to display memory.

CRT CONTROLLER REGISTERS

The CRT Controller Index Register contains a 6-bit index to the CRT Controller Registers. Twenty one registers control various display functions: horizontal and vertical blanking and sync timing, panning and scrolling, cursor size and location, light pen, and text-mode underline.

GRAPHICS CONTROLLER REGISTERS

The Graphics Controller Index Register contains a 4bit index to the Graphics Controller Registers. The Set/Reset Register controls the format of the CPU data to display memory. It also works with the Enable Set/Reset Register. Reducing 32 bits of display data to 8 bits of CPU data is accomplished by the Color Compare Register. Data Rotate Registers specify the CPU data bits to be rotated and subjected to logical operations. The Read Map Select Register reduces memory data for the CPU in the four plane (16 color) graphics mode. The Graphics Mode Register controls the write, read, and shift register modes. The Miscellaneous Register handles graphics/text, chaining of odd/even planes, and display memory mapping. Additional registers include Color Don't Care and Bit Mask.



ATTRIBUTE CONTROLLER AND COLOR PALETTE REGISTERS

The Attribute Controller Index Register contains a 5bit index to the Attribute Controller Registers which consist of a 16-entry color lookup table with 6 bits per entry plus five additional control registers. A 6th index register bit is used to enable video. The Attribute Controller Registers handle color lookup table mapping, text/graphics mode control, overscan color selection, and color plane enabling. One register allows the display to be shifted left up to 8 pixels. Another register provides default values to extend the 6-bit lookup table values to 8 bits for modes providing less than 8 bits per pixel.

The color palette registers control the interface to the on-chip color palette. This on-chip palette fully implements the functions of the VGA-standard palette (Inmos IMSG176, Brooktree BT471/476, or equivalent functionality). The color palette primarily consists of a 256-entry color lookup table (also sometimes referred to as a CLUT), a mask register, index registers used to access the CLUT data, and triple 6 / 8-bit DACs used to drive analog RGB outputs to a CRT monitor. Each entry in the CLUT is 18 bits in length (6 bits each for red, green, and blue) so each CLUT data entry must be accessed sequentially as 3 separate bytes and each DAC output operates with 6 bits of resolution. In 24-bpp "True-Color" modes, the CLUT is bypassed and each DAC operates with 8-bit resolution.

EXTENSION REGISTERS

The 65548 defines a set of extension registers (called "XR's") which are addressed with the 7-bit Extension Register Index. The I/O port address is fixed at 3D6-3D7h and read/write access is always enabled to improve software performance.

The extension registers handle a variety of interfacing, compatibility, and display functions as discussed below. They are grouped into the following logical groups for discussion purposes:

- 1. <u>Miscellaneous</u> Registers include the chip version/revision, configuration, and various interface control and diagnostic functions.
- 2. <u>Mapping</u> Registers include paging controls and base registers for relocation of I/O and memory blocks.
- 3. <u>Software Flags</u> Registers provide locations for BIOS and driver software to store various temporary variable values on-chip

- 4. <u>Clock</u> Registers control the operation of the onchip clock synthesizer
- 5. <u>Multimedia</u>Registers control the operation of the video input port color key and mask
- 6. <u>BitBLT</u>Registers control the operation of the Bit-Block-Transfer (BitBLT) engine for graphics acceleration.
- 7. <u>Backwards Compatibility</u> Registers control, MDA, and CGA emulation modes. Write Protect functions are provided to increase flexibility in providing backwards compatibility.
- 8. <u>AlternateHorizontalandVertical</u> Registers handle all horizontal and vertical timing, including sync, blank and offset. These are used for backwards compatibility.
- 9. <u>Flat Panel</u> Registers handle all internal logic specific to driving of flat panel displays.

32-BIT REGISTERS

The 65548 also implements a group of thirteen 32-bit doubleword extension registers (called "DR's"). These registers are used for control of the high performance BitBLT and Hardware Cursor subsystems and may be mapped anywhere in the I/O and/or memory address space.

For VL-Bus configurations, the 32-bit registers take up 32 doubleword locations in the 16-bit I/O address space (only the first 13 registers are defined; the remaining locations are reserved). An 8-bit extension register is provided to program the base address. The address is of the form "bnnn nn1b bbbb bbxx" (where b specifies the value programmed into the base register and 'n' selects one of the 32 register locations). The base register is typically programmed with '74h' to map the 32-bit registers to I/O addresses x3D0-x3D3h (unused ports in the standard VGA I/O address range).

For PCI bus configurations, the 32-bit registers are mapped to both the memory and I/O address spaces. The PCI configuration registers contain an I/O base register which defines a 1KB space (256 doublewords) which allows the 32-bit register space to start on any 1KB boundary in the I/O address space. In addition, the PCI memory base register specifies an 8MB memory address space; display memory is mapped into the lower 2 megabytes and the 32-bit registers are mapped into the upper 6 megabytes.

Note: The state of most of the standard VGA registers is undefined at reset. The state at Reset of all registers specific to the 65548 (extension registers and 32-bit registers) is summarized in the register summary tables.



Global Control (Setup) Registers

Register Mnemonic	Register Name	Index	Access	I/O I/O Address	Page
VSE	Video Subsystem Enable	_	W	3C3h (Local Bus Only)	55

VIDEOSUBSYSTEMENABLEREGISTER(VSE)

Write Only at I/O Address 3C3h



This register is accessible in Local Bus configurations only. Access to this register may be disabled by setting XR70 bit-7 to 1 (the default is 0).

This register is cleared by RESET to disable the VGA. In this state, only register 3C3 is accessible (the other registers in the VGA I/O address range will be inaccessible and read or write accesses to VGA I/O addresses other than 3C3 will be ignored) until bit-0 of this register is set to 1.

In PCI bus configurations, VGA enable and disable are controlled via the PCI configuration registers and this register is ignored.

0 VGA Sleep

- 0 VGA is disabled
- 1 VGA is enabled
- 7-1 Reserved (0)



Register Mnemonic	Register Name	Offset	Access	Reset State	Page
VENID	Vendor ID	00h	R	0001 0000 0010 1100	56
DEVID	DeviceID	02h	R	0000 0000 1101 1000	56
DEVCTL	DeviceControl	04h	R/W	0000 0010 1000 0000	57
DEVSTAT	Device Status	06h	R/C	0000 0000 0000 0000	57
REV	Revision	08h	R	0000 0000	58
PRG	ProgrammingInterface	09h	R	0000 0000	58
SUB	Sub Class Code	0Ah	R	0000 0000	58
BASE	Base Class Code	0Bh	R	0000 0011	58
MBASE RBASE	Memory Base Address PCI ROM Base Address	10h 30h	R/W R/W	xxxx xxxx xxx0 0000 0000 0000 0000 000	59 59

PCI Configuration Registers

Note: 'Access' codes are R=Read, W=Write, and C=Clear (writing a 1 to a bit clears that bit)

VENDOR ID REGISTER (VENID)

Read/Only at PCI Configuration Offset 00h Byte or Word Accessible Accessible in PCI Bus Configuration Only



15–0 Vendor ID

Read-Only. Always returns 102Ch (4140d)

DEVICE ID REGISTER (DEVID)

Read/Only at PCI Configuration Offset 02h Byte or Word Accessible Accessible in PCI Bus Configuration Only







DEVICE CONTROL REGISTER (DEVCTL)

Read/Write at PCI Configuration Offset 04h Byte or Word Accessible Accessible in PCI Bus Configuration Only



0 I/O Access Enable

When set, the chip will respond to I/O cycles for addresses within the range specified by the IOBASE register.

1 Memory Access Enable

When set, the chip will respond to memory cycles for addresses within the range specified by the MBASE register. Only consecutive active byte enables (BE[3:0]) are supported for both memory and I/O access.

2 Bus Master (Always Reads 0)

3 Special Cycles (Always Reads 0)

4 Mem Write & Invalidate (Always Reads 0)

5 Palette Snoop Enable

When set, the chip will not respond to VGA Palette Access. Reads will be ignored but writes will still update the internal palette.

6 PERR# Enable

Set to enable PERR# response for detected data parity errors.

7 Wait Cycle Control (Always Reads 1)

8 SERR# Enable

Set to enable SERR# response for detected address / command parity errors. The chip will also generate a Target Abort.

9 Fast Back-to-Back Enable for Masters (Always Reads 0)

15-10 Undefined/Reserved (0)

DEVICE STATUS REGISTER (DEVSTAT)

Read/Only at PCI Configuration Offset 06h Byte or Word Accessible Accessible in PCI Bus Configuration Only



6-0 Undefined/Reserved (0)

7 Fast Back-to-Back Capable (1)

8 Data Parity Error Detect (0) Implemented by bus masters only.

10–9 DEVSEL# Timing

Always responds '01' (Medium)

11 Target Abort Signaled

This bit is set whenever Target Abort is generated which can happen on I/O cycles with the wrong byte enables.

12 Received Target Abort (0)

Implemented by bus masters only.

13 Master Abort (0)

Implemented by bus masters only.

14 System Error Signaled

Set whenever SERR# is asserted.

15 Parity Error Detected

Set when data parity error is detected even if PERR# response disabled (DEVCTL bit-6)



REVISION REGISTER (REV)

Read/Only at PCI Configuration Offset 08h ByteAccessible Accessible in PCI Bus Configuration Only



2-0 Chip Revision Code

These bits match XR00 bits 2-0. Revision codes start at 0 and are incremented for each silicon revision.

7-3 Reserved (0)

These bits are defined by the PCI 2.0 specification as additional revision code bits. They always read zero.

PROGRAMMINGINTERFACEREGISTERPRG)

Read/Only at PCI Configuration Offset 09h ByteAccessible Accessible in PCI Bus Configuration Only



7-0 Programming Interface Code

This register always returns a value of 00h (no special register-level device-independent interface definition is defined).

SUB CLASS CODE REGISTER (SUB)

Read/Only at PCI Configuration Offset 0Ah ByteAccessible Accessible in PCI Bus Configuration Only



7-0 Sub-Class Code

This register always returns a value of 00h to indicate "VGA Compatible Controller".

BASE CLASS CODE REGISTER (BASE)

Read/Only at PCI Configuration Offset 0Bh ByteAccessible Accessible in PCI Bus Configuration Only



7-0 Base Class Code

This register always returns a value of 03h to indicate base class "Display Controller".



MEMORY BASE REGISTER (MBASE)

Read/Write at PCI Configuration Offset 10h Byte, Word, or DoubleWord Accessible Accessible in PCI Bus Configuration Only



0 Memory/IO Space (0)

Always returns 0 to indicate memory space

2-1 Memory Type (00)

Always return 0 to indicate 32-bit address

3 Prefetchable Memory (0)

Always return 0 to prevent prefetching

22-4 Address Mask (0)

These bits always return 0 to indicate 8 MB address range.

31-23 Memory Base Address

Note that if during memory access address bit-21 is 1 then memory mapped I/O access is performed. Also, if during memory access address bit-22 is 1 then endian byte swap will be enabled in the 16-bpp and 24-bpp modes as determined by XR06[3-2].

PCI ROM BASE REGISTER (RBASE)

Read/Write at PCI Configuration Offset 30h Byte, Word, or DoubleWord Accessible Accessible in PCI Bus Configuration Only



0 ROM Address Decoding

This bit is set to enable. Expansion ROM address space.

17-1 Address Mask (0)

These bits always return 0 to indicate 256KByte of ROM address range.

32-18 Expansion ROM Base Address



Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
ST00	Input Status 0	_	R	3C2h	_	60
ST01	Input Status 1	_	R	3BAh/3DAh	_	60
FCR	Feature Control	_	W	3BAh/3DAh	5	61
			R	3CAh		
MSR	MiscellaneousOutput	_	W	3C2h	5	61
	*		R	3CCh		

INPUT STATUS REGISTER 0 (ST00) Read only at I/O Address at 3C2h



3-0 Reserved (0)

4 RGB Comparator/Sense

This bit returns the state of the output of the RGB output comparator <u>or</u> the output of the Virtual Switch Register (XR1F bit 0, 1, 2, or 3) if enabled by XR1F bit-7.

6-5 Reserved (0)

7 CRT Interrupt Pending

- 0 Indicates no CRT interrupt is pending
- 1 Indicates a CRT interrupt is waiting to be serviced

INPUT STATUS REGISTER 1 (ST01) Read only at I/O Address 3BAh/3DAh



0 Display Enable/HSYNC Output

The functionality of this bit is controlled by the Emulation Mode register (XR14 bit-4).

- 0 Indicates DE or HSYNCinactive
- 1 Indicates DE or HSYNC active

2-1 Reserved (0)

3 VerticalRetrace/Video

The functionality of this bit is controlled by the Emulation Mode register (XR14 bit-5).

- 0 Indicates VSYNC or video inactive
- 1 Indicates VSYNC or video active

5-4 Video Feedback 1, 0

These are diagnostic video bits which are selected via the Color Plane Enable Register.

6 Reserved (0)

7 VSync Output

The functionality of this bit is controlled by the Emulation Mode register (XR14 bit-6). It reflects the active status of the VSYNC output: 0=inactive, 1=active.



FEATURE CONTROL REGISTER (FCR) Write at I/O Address 3BAh/3DAh

Read at I/O Address 3CAh Group 5 Protection



1-0 Feature Control

These bits are used internal to the chip in conjunction with the Configuration Register (XR01). When enabled by XR01 bits 2-3 and Misc Output Register bits 3-2 = 10, these bits determine the pixel clock frequency typically as follows:

FCR1:0 = 00 = 40.000 MHz FCR1:0 = 01 = 50.350 MHz FCR1:0 = 10 = User defined FCR1:0 = 11 = 44.900 MHz

This preserves compatibility with drivers developed for earlier generation Chips and Technologies VGA controllers.

2 Reserved (0)

3 VSync Control

This bit is cleared by RESET.

- 0 VSync output on the VSYNC pin
- 1 Logical 'OR' of VSync and Display Enable output on the VSYNC pin

This capability is not typically very useful, but is provided for IBM compatibility.

7-4 Reserved (0)

C	CRT	Display	Sync Pol	arities	
V	H	Display	H Freq	V Freq	
Р	Р	>480 Line	Variable	Variable	
Р	Р	200 Line	15.7 KHz	60 Hz	
Ν	Р	350 Line	21.8 KHz	60 Hz	
Р	Ν	400 Line	31.5 KHz	70 Hz	
Ν	Ν	480 Line	31.5 KHz	60 Hz	

MISCELLANEOUSOUTPUTREGISTER(MSR)

Write at I/O Address 3C2h Read at I/O Address 3CCh Group 5 Protection



This register is cleared by RESET.

0 I/O Address Select

This bit selects 3Bxh or 3Dxh as the I/O address for the CRT Controller registers, the Feature Control Register (FCR), and Input Status Register 1 (ST01).

- 0 Select 3Bxh I/O address
- 1 Select 3Dxh I/O address

1 RAM Enable

0 Prevent CPU access to display memory1 Allow CPU access to display memory

3-2 Clock Select. These bits usually select the dot clock source for the CRT interface:

MSR3:2 = 00 = Select CLK0 MSR3:2 = 01 = Select CLK1 MSR3:2 = 10 = Select CLK2MSR3:2 = 11 = Select CLK3

See extension register XR01 bits 2-3 (Configuration) and FCR bits 0-1 for variations of the above clock selection mapping. See also XR1F (Virtual Switch Register) for additional functionality potentially controlled by these bits.

- 4 Reserved (0)
- 5 Page Select. In Odd/Even Memory Map Mode 1 (GR6), this bit selects the upper or lower 64 KByte page in display memory for CPU access: 0=select upper page; 1=select lower page.
- 6 CRT HSync Polarity. 0=pos, 1=neg

1 (display type = flat panel).

CRT VSync Polarity. 0=pos, 1=neg (Blank pin polarity can be controlled via the Video Interface Register, XR28). XR55 bits 6-7 are used to control H/V sync polarity instead of these bits if XR51 bit-2 =

Revision 1.1 2/28/96

7



CGA Registers

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
MODE COLOR	CGA Mode CGA Color Select	_	R/W R/W	3D8h 3D9h	_	62 63

CGA MODE CONTROL **REGISTER (MODE)**

Read/Write at I/O Address 3B8h/3D8h



This register is effective only in CGA mode. It is accessible if CGA mode is selected or the extension registers are enabled. If the extension registers are enabled, the address is determined by the address select in the Miscellaneous Outputs register. Otherwise the address is determined by the emulation mode. It is cleared by RESET.

0 CGA 80/40 Column Text Mode

- 0 Select 40 column CGA text mode
- 1 Select 80 column CGA text mode

1 CGA Graphics/Text Mode

- 0 Select text mode
- Select graphics mode 1

2 CGA Mono/Color Mode

- 0 Select CGA color mode
- 1 Select CGA monochrome mode

3 **CGA Video Enable**

- 0 Blank the screen
- Enable video output 1

4 CGA High Resolution Mode

- Select 320x200 graphics mode 0
- Select 640x200 graphics mode 1

5 CGA Text Blink Enable

- 0 Disable character blink attribute (blink attribute bit-7 used to control background intensity)
- 1 Enable character blink attribute
- 6 **Reserved** (0)
- 7 **Page Select**
 - 0 Select the lower part of memory (starting address B0000h) in Graphics Mode
 - Select the upper part of the memory 1 (starting address B8000h) in Graphics Mode



CGA COLOR SELECT REGISTER (COLOR)

Read/Write at I/O Address 3D9h



This register is effective only in CGA modes. It is accessible if CGA emulation mode is selected or the extension registers are enabled. This register may also be read or written as an Extension Register (XR7E). It is cleared by Reset.

3-0 Color

320x200 4-color: Background Color (color when the pixel value is 0)

The foreground colors (colors when the pixel value is 1-3) are determined by bit-5 of this register.

640x200 2-color:

Foreground Color (color when the pixel value is 1)

The background color (color when the pixel value is 0) is black.

4 Intensity Enable

TextMode:	Enables intensifi background colors	ied
320x200 4-color:	Enables intensificolors 0-3	ied
640x200 2-color:	Don't care	

5 Color Set Select

This bit selects one of two available CGA color palettes to be used in 320x200 graphics mode (it is ignored in all other modes) according to the following table:

Pixel Value	Color Set 0	Color Set
0 0	Color per bits 0-3	Color per bits 0-3
0 1	Green	Cyan
1 0	Red	Magenta
1 1	Brown	White

7-6 Reserved(0)



LUILS



Sequencer Registers

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
SRX	Sequencer Index	_	R/W	3C4h	1	65
SR00	Reset	00h	R/W	3C5h	1	65
SR01	Clocking Mode	01h	R/W	3C5h	1	66
SR02	Plane/MapMask	02h	R/W	3C5h	1	66
SR03	Character Font	03h	R/W	3C5h	1	67
SR04	MemoryMode	04h	R/W	3C5h	1	68
SR07	Horizontal Character Counter Reset	07h	W	3C5h	_	68

SEQUENCER INDEX REGISTER (SRX) Read/Write at I/O Address 3C4h



This register is cleared by reset.

2-0 Sequencer Index

These bits contain a 3-bit Sequencer Index value used to access sequencer data registers at indices 0 through 7.

7-3 Reserved (0)

SEQUENCER RESET REGISTER (SR00)

Read/Write at I/O Address 3C5h Index 00h Group 1 Protection



0 Asynchronous Reset

- 0 Force asynchronous reset
- 1 Normal operation

Display memory data will be corrupted if this bit is set to zero.

1 Synchronous Reset

- 0 Force synchronous reset
- 1 Normal operation

Display memory data is not corrupted if this bit is set to zero for a short period of time (a few tenths of a microsecond). See also XR0E.

7-2 Reserved (0)



SEQUENCER CLOCKING MODE REGISTER (SR01)

Read/Write at I/O Address 3C5h Index 01h Group 1 Protection

D7 D6 D5 D4 D3 D2 D1 D0



0 8/9 Dot Clocks

This bit determines whether a character clock is 8 or 9 dot clocks long.

- 0 Select9dots/characterclock
- 1 Select 8 dots/character clock

1 Reserved (0)

2 Shift Load

- 0 Load video data shift registers every characterclock
- 1 Load video data shift registers <u>every</u> <u>other</u>character clock

Bit-4 of this register must be 0 for this bit to be effective.

3 Input Clock Divide

- 0 Sequencer master clock output on the PCLK pin (used for 640 (720) pixel modes)
- 1 Master clock divided by 2 output on the PCLK pin (used for 320 (360) pixel modes)

4 Shift 4

- 0 Load video shift registers every 1 or 2 character clocks (depending on bit-2 of this register)
- 1 Load shift registers every 4th character clock.

5 Screen Off

- 0 NormalOperation
- 1 Disable video output and assign all display memory bandwidth for CPU accesses
- 7-6 Reserved (0)

Revision 1.1 2/28/96

SEQUENCER PLANE/MAP MASK

REGISTER (SR02) Read/Write at I/O Address 3C5h Index 02h Group 1 Protection



3-0 Color Plane Enable

- 0 Write protect corresponding color plane
- 1 Allow write to corresponding color plane.

In Odd/Even and Quad modes, these bits still control access to the corresponding color plane.

7-4 Reserved (0)



CHARACTER FONT SELECT

REGISTER (SR03) Read/Write at I/O Address 3C5h Index 03h Group 1 Protection



In text modes, bit-3 of the video data's attribute byte normally controls the foreground intensity. This bit may be redefined to control switching between character sets. This latter function is enabled whenever there is a difference in the values of the Character Font Select A and the Character Font Select B bits. If the two values are the same, the character select function is disabled and attribute bit-3 controls the foreground intensity.

SR04 bit-1 must be 1 for the character font select function to be active. Otherwise, only character fonts 0 and 4 are available.

- 1-0 High order bits of Character Generator Select B
- 3-2 High order bits of Character Generator Select A
- 4 Low order bit of Character Generator Select B
- 5 Low order bit of Character Generator Select A
- **7-6** Reserved (0)

The following table shows the display memory plane selected by the Character Generator Select A and B bits.

Code Character Generator Table Location

- 0 First 8K of Plane 2
- 1 Second 8K of Plane 2
- 2 Third 8K of Plane 2
- 3 Fourth 8K of Plane 2 4 Fifth 8K of Plane 2
- 4 Fifth 8K of Plane 25 Sixth 8K of Plane 2
- 6 Seventh 8K of Plane 2
- 7 Eighth 8K of Plane 2

where 'code' is:

Character Generator Select A (bits 3, 2, 5) when bit-3 of the attribute byte is one.

Character Generator Select B (bits 1, 0, 4) when bit-3 of the attribute byte is zero.



SEQUENCER MEMORY MODE REGISTER (SR04)

Read/Write at I/O Address 3C5h Index 04h Group 1 Protection

D7 D6 D5 D4 D3 D2 D1 D0 R



0 Reserved (0)

1 Extended Memory

- 0 Restrict CPU access to 4 / 16 / 32 KBytes
- 1 Allow complete access to memory

This bit should normally be 1.

2 Odd/Even Mode

- 0 CPU accesses to Odd/Even addresses are directed to corresponding odd/even planes
- 1 All planes are accessed simultaneously (IRGB color)

Bit-3 of this register must be 0 for this bit to be effective. This bit affects only CPU <u>write</u> accesses to display memory.

3 Quad Four Mode

- 0 CPU addresses are mapped to display memory as defined by bit-2 of this register
- 1 CPU addresses are mapped to display memory modulo 4. The two low order CPU address bits select the display memory plane.

This bit affects both CPU reads and writes to display memory.

7-4 Reserved (0)

SEQUENCER HORIZONTAL CHARACTER

COUNTER RESET (SR07) Read/Write at I/O Address 3C5h Index 07h



Writing to SR07 with any data will cause the horizontal character counter to be held reset (character counter output = 0) until a write to any other sequencer register with any data value. The write to any index in the range 0-6 clears the latch that is holding the reset condition on the character counter.

The vertical line counter is clocked by a signal derived from horizontal display enable (which does not occur if the horizontal counter is held reset). Therefore, if the write to SR07 occurs during vertical retrace, the horizontal and vertical counters will both be set to zero. A write to any other sequencer register may then be used to start both counters with reasonable synchronization to an external event via software control.

This is a standard VGA register which was not documented by IBM.



Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
CRX	CRTC Index	_	R/W	3B4h/3D4h	_	70
CR00	HorizontalTotal	00h	R/W	3B5h/3D5h	0	70
CR01	Horizontal Display Enable End	01h	R/W	3B5h/3D5h	0	70
CR02	Horizontal Blank Start	02h	R/W	3B5h/3D5h	0	71
CR03	Horizontal Blank End	03h	R/W	3B5h/3D5h	0	71
CR04	Horizontal Sync Start	04h	R/W	3B5h/3D5h	0	72
CR05	Horizontal Sync End	05h	R/W	3B5h/3D5h	0	72
CR06	VerticalTotal	06h	R/W	3B5h/3D5h	0	73
CR07	Overflow	07h	R/W	3B5h/3D5h	0/3	73
CR08	Preset Row Scan	08h	R/W	3B5h/3D5h	3	74
CR09	Maximum Scan Line	09h	R/W	3B5h/3D5h	2/4	74
CR0A	Cursor Start Scan Line	0Ah	R/W	3B5h/3D5h	2	75
CR0B	Cursor End Scan Line	0Bh	R/W	3B5h/3D5h	2	75
CR0C	Start Address High	0Ch	R/W	3B5h/3D5h	_	76
CR0D	Start Address Low	0Dh	R/W	3B5h/3D5h	_	76
CR0E	Cursor Location High	0Eh	R/W	3B5h/3D5h	_	76
CR0F	Cursor Location Low	0Fh	R/W	3B5h/3D5h	_	76
CR10	Vertical Sync Start (See Note 2)	10h	W or R/W	3B5h/3D5h	4	77
CR11	Vertical Sync End (See Note 2)	11h	W or R/W	3B5h/3D5h	3/4	77
CR10	Lightpen High (See Note 2)	10h	R	3B5h/3D5h	_	77
CR11	Lightpen Low (See Note 2)	11h	R	3B5h/3D5h	-	77
CR12	Vertical Display Enable End	12h	R/W	3B5h/3D5h	4	78
CR13	Offset	13h	R/W	3B5h/3D5h	3	78
CR14	Underline Row	14h	R/W	3B5h/3D5h	3	78
CR15	VerticalBlankStart	15h	R/W	3B5h/3D5h	4	79
CR16	Vertical Blank End	16h	R/W	3B5h/3D5h	4	79
CR17	CRT Mode Control	17/h	R/W	3B5h/3D5h	3/4	80
CR18	Line Compare	18h	R/W	3B5h/3D5h	3	81
CR22	MemoryDataLatches	22h	R	3B5h/3D5h	_	82
CR24	AttributeControllerToggle	24h	R	3B5h/3D5h	—	82

CRT Controller Registers

Note 1: When MDA emulation is enabled, the CRTC I/O address should be set to 3B0h-3B7h by setting the I/O address select bit in the Miscellaneous Output register (3C2h/3CCh bit-0) to zero. When CGA emulation is enabled, the CRTC I/O address should be set to 3D0h-3D7h by setting Misc Output Register bit-0 to 1.

Note 2: In the EGA, all CRTC registers except the cursor (CR0C-CR0F) and light pen (CR10 and CR11) registers are write-only (i.e., no read back). In both the EGA and VGA, the light pen registers are at index locations conflicting with the vertical sync registers. This would normally prevent reads and writes from occurring at the same index. Since the light pen registers are not normally useful, the VGA provides software control (CR03 bit-7) of whether the vertical sync or light pen registers are readable at indices 10-11.



CRTC INDEX REGISTER (CRX) Read/Write at I/O Address 3B4h/3D4h



- 5-0 CRTC Data Register Index
- 7-6 Reserved (0)

HORIZONTAL TOTAL REGISTER (CR00)

Read/Write at I/O Address 3B5h/3D5h Index 00h Group 0 Protection



This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA text mode. In all 320 column CGA modes the alternate register is used.

7-0 Horizontal Total

Total number of character clocks per line = contents of this register + 5. This register determines the horizontal sweep rate.

HORIZONTAL DISPLAY ENABLE END REGISTER (CR01)

Read/Write at I/O Address 3B5h/3D5h Index 01h Group 0 Protection



This register is used for all VGA and EGA modes on CRTs. It is also used for 640 column CGA modes and MDA text mode. In all 320 column CGA modes the alternate register is used.

7-0 Horizontal Display

Number of Characters displayed per scan line -1.


HORIZONTAL BLANK START REGISTER (CR02)

Read/Write at I/O Address 3B5h/3D5h Index 02h Group 0 Protection



This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA text mode. In all 320 column CGA modes the alternate register is used.

7-0 Horizontal Blank Start

These bits specify the beginning of horizontal blank in terms of character clocks from the beginning of the display scan. The period between Horizontal Display Enable End and Horizontal Blank Start is the right side border on screen.

HORIZONTAL BLANK END REGISTER (CR03)

Read/Write at I/O Address 3B5h/3D5h Index 03h Group 0 Protection



This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA text mode. In all 320 column CGA modes the alternate register is used.

4-0 Horizontal Blank End

These are the lower 5 bits of the character clock count used to define the end of horizontal blank. The interval between the end of horizontal blank and the beginning of the display (a count of 0) is the left side border on the screen. If the horizontal blank width desired is W clocks, the 5-bit value programmed in this register = [contents of CR02 + W] and 1Fh. The most significant bit is programmed in CR05 bit-7. This bit = [(CR02 + W) and 20h]/20h.

6-5 Display Enable Skew Control

Defines the number of character clocks that the Display Enable signal is delayed to compensate for internal pipeline delays.

7 Light Pen Register Enable

This bit must be 1 for normal operation; when this bit is 0, CRTC registers CR10 and CR11 function as lightpen readback registers.



HORIZONTAL SYNC START REGISTER (CR04)

Read/Write at I/O Address 3B5h/3D5h Index 04h Group 0 Protection



This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA text mode. In all 320 column CGA modes the alternate register is used.

7-0 Horizontal Sync Start

These bits specify the beginning of HSync in terms of Character clocks from the beginning of the display scan. These bits also determine display centering on the screen.

HORIZONTAL SYNC END REGISTER(CR05)

Read/Write at I/O Address 3B5h/3D5h Index 05h Group 0 Protection



This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA text mode. In all 320 column CGA modes the alternate register is used.

4-0 Horizontal Sync End

Lower 5 bits of the character clock count which specifies the end of Horizontal Sync. If the horizontal sync width desired is N clocks, then these bits = (N + contents of CR04) and 1Fh.

6-5 Horizontal Sync Delay

These bits specify the number of character clocks that the Horizontal Sync is delayed to compensate for internal pipeline delays.

7 Horizontal Blank End Bit 5

This bit is the sixth bit of the Horizontal Blank End Register (CR03).



VERTICAL TOTAL REGISTER (CR06)

Read/Write at I/O Address 3B5h/3D5h Index 06h Group 0 Protection



This register is used in all modes.

7-0 Vertical Total

These are the 8 low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow Register. The Vertical Total value specifies the total number of scan lines (horizontal retrace periods) per frame.

Programmed Count = Actual Count -2

OVERFLOW REGISTER (CR07)

Read/Write at I/O Address 3B5h/3D5h Index 07h Group 0 Protection on bits 0-3 and bits 5-7 Group 3 Protection on bit 4



This register is used in all modes.

- 0 Vertical Total Bit 8
- 1 Vertical Display Enable End Bit 8
- 2 Vertical Sync Start Bit 8
- 3 Vertical Blank Start Bit 8
- 4 Line Compare Bit 8
- 5 Vertical Total Bit 9
- 6 Vertical Display Enable End Bit 9
- 7 Vertical Sync Start Bit 9



PRESET ROW SCAN REGISTER (CR08) Read/Write at I/O Address 3B5h/3D5h Index 08h

Group 3 Protection



4-0 Start Row Scan Count

These bits specify the starting row scan count after each vertical retrace. Every horizontal retrace increments the character row scan line counter. The horizontal row scan counter is cleared at maximum row scan count during active display. This register is used for soft scrolling in text modes.

6-5 Byte Panning Control

These bits specify the lower order bits for the display start address. They are used for horizontal panning in Odd/Even and Quad modes.

7 Reserved (0)

MAXIMUM SCAN LINE REGISTER (CR09)

Read/Write at I/O Address 3B5h/3D5h Index 09h Group 2 Protection on bits 0-4 Group 4 Protection on bits 5-7



4-0 Scan Lines Per Row

These bits specify the number of scan lines in a row:

Programmed Value = Actual Value – 1

- 5 Vertical Blank Start Register Bit 9
- 6 Line Compare Register Bit 9

7 Double Scan

- 0 NormalOperation
- 1 Enable scan line doubling

The vertical parameters in the CRT Controller (even for a split screen) are not affected, only the CRTC row scan counter (bits 0-4 of this register) and display memory addressing screen refresh are affected.



CURSOR START SCAN LINE REGISTER (CR0A)

Read/Write at I/O Address 3B5h/3D5h Index 0Ah Group 2 Protection



4-0 Cursor Start Scan Line

These bits specify the scan line of the character row where the cursor display begins.

5 Cursor Off

- 0 Text Cursor On
- 1 Text Cursor Off

7-6 Reserved (0)

CURSOR END SCAN LINE REGISTER (CR0B)

Read/Write at I/O Address 3B5h/3D5h Index 0Bh Group 2 Protection



4-0 Cursor End Scan Line

These bits specify the scan line of a character row where the cursor display ends (i.e., last scan line for the block cursor):

Programmed Value = Actual Value + 1

6-5 Cursor Delay

These bits define the number of character clocks that the cursor is delayed to compensate for internal pipeline delay.

7 Reserved (0)

Note: If the Cursor Start Line is greater than the Cursor End Line, then no cursor is generated.



START ADDRESS HIGH REGISTER (CR0C)

Read/Write at I/O Address 3B5h/3D5h Index 0Ch



7-0 Display Start Address High

This register contains the upper 8 bits of the display start address. In CGA / MDA modes, this register wraps around at the 16K, 32K, and 64KByte boundaries respectively.

CURSOR LOCATION HIGH REGISTER (CR0E)

Read/Write at I/O Address 3B5h/3D5h Index 0Eh



7-0 Text Cursor Location High

This register contains the upper 8 bits of the memory address where the text cursor is active. In CGA / MDA modes, this register wraps around at 16K, 32K, and 64KByte boundaries respectively.

START ADDRESS LOW REGISTER (CR0D) Read/Write at I/O Address 3B5h/3D5h Index 0Dh



7-0 Display Start Address Low

This register contains the lower 8 bits of the display start address. The display start address points to the memory address corresponding to the top left corner of the screen.

CURSOR LOCATION LOW REGISTER (CR0F) Read/Write at I/O Address 3B5h/3D5h Index 0Fh



7-0 Text Cursor Location Low

This register contains the lower 8 bits of the memory address where the text cursor is active. In CGA / MDA modes, this register wraps around at 16K, 32K, and 64KByte boundaries respectively.



LIGHTPEN HIGH REGISTER (CR10)

Read only at I/O Address 3B5h/3D5h Index 10h

Read-only Register loaded at line compare (the light pen flip-flop is not implemented). Effective only in MDA modes or when CR03 bit-7 = 0.

LIGHTPEN LOW REGISTER (CR11)

Read only at I/O Address 3B5h/3D5h Index 11h

Read-only Register loaded at line compare (the light pen flip-flop is not implemented). Effective only in MDA modes or when CR03 bit-7 = 0.

VERTICAL SYNC START REGISTER (CR10) Read/Write at I/O Address 3B5h/3D5h Index 10h Group 4 Protection



This register is used in all modes. This register is not readable in (Line Compare bit-9) MDA emulation or when CR03 bit-7=1.

7-0 Vertical Sync Start

The eight low order bits of a 10-bit register. The 9th and 10th bits are located in the CRTC Overflow Register. They define the scan line position at which Vertical Sync becomes active.

VERTICAL SYNC END REGISTER (CR11)

Read/Write at I/O Address 3B5h/3D5h Index 11h Group 3 Protection for bits 4 and 5 Group 4 Protection for bits 0-3, 6, and 7



This register is used in all modes. This register is not readable in MDA emulation or when CR03 bit-7=1.

3-0 Vertical Sync End

The lower 4 bits of the scan line count that defines the end of vertical sync. If the vertical sync width desired is N lines, then bits 3-0 of this register = (CR10 + N) AND 0Fh.

4 Vertical Interrupt Clear

0=Clear vertical interrupt generated on the IRQ output; 1=Normal operation. This bit is cleared by RESET.

5 Vertical Interrupt Enable

- 0 Enable vertical interrupt (default)
- 1 Disableverticalinterrupt

This bit is cleared by RESET.

6 Select Refresh Type (Ignored)

7 Group Protect 0

This bit is logically ORed with XR15 bit-6 to determine the protection for group 0 registers. This bit is cleared by RESET.

- 0 Enable writes to CR00-CR07
- 1 Disable writes to CR00-CR07

CR07 bit-4 (Line Compare bit-9) is not affected by this bit.





VERTICAL DISPLAY ENABLE END REGISTER (CR12)

Read/Write at I/O Address 3B5h/3D5h Index 12h Group 4 Protection



7-0 Vertical Display Enable End

These are the eight low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow register. The actual count = Contents of this register + 1.

OFFSET REGISTER (CR13)

Read/Write at I/O Address 3B5h/3D5h Index 13h Group 3 Protection



Display Buffer Width. The byte starting 7-0 address of the next display row = Byte Start Address for current row + K* (CR13 + Z/2), where Z = bit defined in XR0D, K = 2 in byte mode, and K = 4 in word mode. Byte, word and double word mode is selected by bit-6 of CR17 and bit-6 of CR14. A less significant bit than bit-0 of this register is defined in the Auxiliary Offset This allows finer register (XR0D). resolution of the bit map width. Byte, word and doubleword mode affects the translation of the 'logical' display memory address to the 'physical' display memory address.

UNDERLINE LOCATION REGISTER (CR14)

Read/Write at I/O Address 3B5h/3D5h Index 14h Group 3 Protection



4-0 Underline Position

These bits specify the underline's scan line position within a character row.

Programmed Value = Actual scan line number -1

5 Count by 4 for Doubleword Mode

- 0 Frame Buffer Address is incremented by 1 or 2
- 1 Frame Buffer Address is incremented by 4 or 2

See CR17 bit-3 for further details.

6 Doubleword Mode

- 0 Frame Buffer Address is byte or word address
- 1 Frame Buffer Address is doubleword address

This bit is used in conjunction with CR17 bit-6 to select the display memory addressing mode.

7 Reserved (0)



VERTICAL BLANK START REGISTER (CR15)

Read/Write at I/O Address 3B5h/3D5h Index 15h Group 4 Protection



This register is used in all modes.

7-0 Vertical Blank Start

These are the 8 low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow and Maximum Scan Line Registers respectively. Together these 10 bits define the scan line position where vertical blank begins. The interval between the end of the vertical display and the beginning of vertical blank is the bottom border on the screen.

VERTICAL BLANK END REGISTER (CR16) Read/Write at I/O Address 3B5h/3D5h Index 16h Group 4 Protection



This register is used in all modes.

7-0 Vertical Blank End

These are the 8 low order bits of the scan line count which specifies the end of Vertical Blank. If the vertical blank width desired is Z lines these bits = (Vertical Blank Start + Z) and 0FFh.



CRT MODE CONTROL REGISTER (CR17)

Read/Write at I/O Address 3B5h/3D5h Index 17h

Group 3 Protection for bits 0, 1, and 3-7 Group 4 Protection for bit 2

D7 D6 D5 D4 D3 D2 D1 D0



0 Compatibility Mode Support

This bit allows compatibility with the IBM CGA two-bank graphics mode.

- 0 Character row scan line counter bit 0 is substituted for memory address bit 13 during active display time
- 1 Normal operation, no substitution takes place

1 Select Row Scan Counter

This bit allows compatibility with any other 4-bank graphics system.

- 0 Character row scan line counter bit 1 is substituted for memory address bit 14 during active display time
- 1 Normal operation, no substitution takes place

2 Vertical Sync Select

This bit controls the vertical resolution of the CRT Controller by permitting selection of the clock rate input to the vertical counters. When set to 1, the vertical counters are clocked by the horizontal retrace clock divided by 2.

- 3 Count By Two
 - 0 Memory address counter is incremented every character clock
 - 1 Memory address counter is incremented every two character clocks, used in conjunction with bit 5 of 0Fh.

Note: This bit is used in conjunction with CR14 bit-5. The net effect is as follows:

		Increment
CR14	CR17	Addressing
<u>Bit-5</u>	<u>Bit-3</u>	Every
0	0	1 CCLK
0	1	2 CCLK
1	0	4 CCLK
1	1	2 CCLK

Note: In Hi-res CGA modes, address increments every two clocks.

4 Reserved (0)

- 5 AddresWrap (effective only in word mode)
 - 0 Wrap display memory address at 16 KBytes. Used in IBM CGA mode.
 - 1 Normal operation (extended mode).

6 Word Mode or Byte Mode

- 0 Select Word Mode. In this mode the display memory address counter bits are shifted down by one, causing the most-significant bit of the counter to appear on the least-significant bit of the display memory address output
- 1 Select byte mode

Note: This bit is used in conjunction with CR14 bit-6 to select byte, word, or double word memory addressing as follows:

CR17	
<u>Bit-6</u>	Addressing Mode
0	Word Mode
1	Byte Mode
0	Double Word Mode
1	Double Word Mode
	CR17 <u>Bit-6</u> 0 1 0 1

Display memory addresses are affected as shown in the table on the following page.

7 CRTC Reset

- 0 Force HSYNC and VSYNC inactive. No other registers or outputs affected.
- 1 NormalOperation

This bit is cleared by RESET.

Display memory addresses are affected by CR17 bit 6 as shown in the table below:

<u>Logical</u>	<u>Physi</u>	Physical Memory Address				
Memory	Byte	Word	Double Word			
Address	Mode	Mode	Mode			
MA00	A00	Note 1	Note 2			
MA01	A01	A00	Note 3			
MA02	A02	A01	A00			
MA03	A03	A02	A01			
MA04	A04	A03	A02			
MA05	A05	A04	A03			
MA06	A06	A05	A04			
MA07	A07	A06	A05			
MA08	A08	A07	A06			
MA09	A09	A08	A07			
MA10	A10	A09	A08			
MA11	A11	A10	A09			
MA12	A12	A11	A10			
MA13	A13	A12	A11			
MA14	A14	A13	A12			
MA15	A15	A14	A13			

Note 1 = A13 * NOT CR17 bit 5 + A15 * CR17 bit 5 Note 2 = A12 xor (A14 * XR04 bit 2) Note 3 = A13 xor (A15 * XR04 bit 2)

LINE COMPARE

REGISTER (CR18) Read/Write at I/O Address 3B5h/3D5h Index 18h Group 3 Protection



7-0 Line Compare Target

These are the low order 8 bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow and Maximum Scan Line Registers, respectively. This register is used to implement a split screen function. When the scan line counter value is equal to the contents of this register, the memory address counter is cleared to 0. The display memory address counter then sequentially addresses the display memory starting at address 0. Each subsequent row address is generated by the addition of the Offset Register contents. This register is not affected by the double scanning bit (CR09 bit 7).



MEMORY DATA LATCH REGISTER (CR22)

Read only at I/O Address 3B5h/3D5h Index 22h



This register may be used to read the state of Graphics Controller Memory Data Latch 'n', where 'n' is controlled by the Graphics Controller Read Map Select Register (GR04 bits 0–1) and is in the range 0–3.

Writes to this register are not decoded and will be ignored.

This is a standard VGA register which was not documented by IBM.

ATTRIBUTE CONTROLLER TOGGLE REGISTER (CR24)

Read only at I/O Address 3B5h/3D5h Index 24h



6-0 Reserved (0)

7 Index/Data

This bit may be used to read back the state of the attribute controller index/data latch. This latch indicates whether the next write to the attribute controller at 3COh will be to the register index pointer or to an indexed register.

0 Next write is to the index

1 Next write is to an indexed register

Writes to this register are not decoded and will be ignored.

This is a standard VGA register which was not documented by IBM.



Register Mnemonic	RegisterName	Index	Access	I/O Address	Protect Group	Page
GRX	Graphics Index	_	R/W	3CEh	1	83
GR00	Set/Reset	00h	R/W	3CFh	1	83
GR01	EnableSet/Reset	01h	R/W	3CFh	1	84
GR02	Color Compare	02h	R/W	3CFh	1	84
GR03	DataRotate	03h	R/W	3CFh	1	85
GR04	Read Map Select	04h	R/W	3CFh	1	85
GR05	Graphics mode	05h	R/W	3CFh	1	86
GR06	Miscellaneous	06h	R/W	3CFh	1	88
GR07	Color Don't Care	07h	R/W	3CFh	1	88
GR08	Bit Mask	08h	R/W	3CFh	1	89

Graphics Controller Registers

GRAPHICSCONTROLLER

INDEX REGISTER (GRX) Write only at I/O Address 3CEh Group 1 Protection



3-0 4-bitIndextoGraphicsControllerRegisters

7-4 Reserved (0)

SET/RESET REGISTER (GR00)

Read/Write at I/O Address 3CFh Index 00h Group 1 Protection



The SET/RESET and ENABLE SET/RESET registers are used to 'expand' 8 bits of CPU data to 32 bits of display memory.

3-0 Set/Reset Planes 3-0

When the Graphics Mode register selects Write Mode 0, all 8 bits of each display memory plane are set as specified in the corresponding bit in this register. The Enable Set/Reset register (GR01) allows selection of some of the source of data to be written to individual planes. In Write Mode 3 (see GR05), these bits determine the color value.

7-4 Reserved (0)



ENABLE SET/RESET REGISTER (GR01) Read/Write at I/O Address 3CFh

Index 01h Group 1 Protection



3-0 Enable Set/Reset Planes 3-0

This register works in conjunction with the Set/Reset register (GR00). The Graphics Mode register must be programmed to Write Mode 0 in order for this register to have any effect.

- 0 The corresponding plane is written with the data from the CPU data bus
- 1 The corresponding plane is set to 0 or 1 as specified in the Set/Reset Register
- 7-4 Reserved (0)

COLOR COMPARE REGISTER (GR02)

Read/Write at I/O Address 3CFh Index 02h Group 1 Protection



3-0 Color Compare Planes 3-0

This register is used to 'reduce' 32 bits of memory data to 8 bits for the CPU in 4plane graphics mode. These bits provide a reference color value to compare to data read from display memory planes 0-3. The Color Don't Care register (GR07) is used to affect the result. This register is active only if the Graphics Mode register (GR05) is set to Read Mode 1. A match between the memory data and the Color Compare register (GR02) (for the bits specified in the Color Don't Care register) causes a logical 1 to be placed on the CPU data bus for the corresponding data bit; a mis-match returns a logical 0.

7-4 Reserved (0)



DATA ROTATE REGISTER (GR03) Read/Write at I/O Address 3CFh

Index 03h Group 1 Protection



2-0 Data Rotate Count

These bits specify the number of bits to rotate to the right, in regards to the data being written by the CPU. The CPU data bits are first rotated, then subjected to the logical operation as specified in the Function Select bit field. The rotate function is active only if the Graphics Mode register is programmed for Write Mode 0.

4-3 Function Select

These Function Select bits specify the logical function performed on the contents of the processor latches (loaded on a previous CPU read cycle) before the data is written to display memory. These bits operate as follows:

<u>Bit 4</u>	<u>Bit 3</u>	Result
0	0	No change to the Data
0	1	Logical 'AND' between Data
		and latched data
1	0	Logical 'OR' between Data
		and latched data
1	1	Logical 'XOR' between Data
		and latched data

7-5 Reserved (0)

READ MAP SELECT REGISTER (GR04)

Read/Write at I/O Address 3CFh Index 04h Group 1 Protection



1-0 Read Map Select

This register is also used to 'reduce' 32 bits of memory data to 8 bits for the CPU in the 4-plane graphics mode. These bits select the memory plane from which the CPU reads data in Read Mode 0. In Odd/Even mode, bit-0 is ignored. In Quad mode, bits 0 and 1 are both ignored.

The four memory maps are selected as follows:

<u>Bit 1</u>	<u>Bit 0</u>	MapSelected
0	0	Plane 0
0	1	Plane 1
1	0	Plane 2
1	1	Plane 3

7-2 Reserved (0)



GRAPHICS MODE REGISTER (GR05)

Read/Write at I/O Address 3CFh Index 05h Group 1 Protection



1-0 Write Mode

For 16-bit writes, the operation is repeated on the lower and upper bytes of CPU data.

- <u>1</u> <u>0</u> Write Mode
- $\overline{0}$ 0 Write mode 0. Each of the four display memory planes is written with the CPU data rotated by the number of counts in the Rotate Register. except when the Set/Reset Register is enabled for any of the four planes. When the Set/Reset Register is enabled, the corresponding plane is written with the data stored in the Set/Reset Register.
- 0 1 **Write mode 1.** Each of the four display memory planes is written with the data previously loaded in the processor latches. These latches are loaded during all read operations.
- 1 0 Write mode 2. The CPU data bus data is treated as the color value for the addressed byte in planes 0-3. All eight pixels in the addressed byte are modified unless protected by the Bit Mask register setting. A logical 1 in the Bit Mask register sets the corresponding pixel in the addressed byte to the color specified on the data bus. A 0 in the Bit Mask register sets the corresponding pixel in the addressed byte the to

corresponding pixel in the processor latches. The Set/Reset and Enable Set/Reset registers are ignored. The Function Select bits in the Data Rotate register are used.

1 Write mode 3. The CPU data is rotated then logically ANDed with the contents of the Bit Mask register (GR08) and then treated as the addressed data's bit mask, while the contents of the Set/Reset register is treated as the color value.

A '0' on the data bus (mask) causes the corresponding pixel in the addressed byte to be set to the corresponding pixel in the processor latches.

A '1' on the data bus (mask) causes the corresponding pixel in the addressed byte to be set to the color value specified in the Set/Reset register.

The Enable Set/Reset register is ignored. The Data Rotate is used. This write mode can be used to fill an area with a single color and pattern.

2 Reserved (0)

1

3 Read Mode

- 0 The CPU reads data from one of the planes as selected in the Read Map Select register.
- 1 The CPU reads the 8-bit result of the logical comparison between all eight pixels in the four display planes and the contents of the Color Compare and Color Don't Care registers. The CPU reads a logical 1 if a match occurs for each pixel and logical 0 if a mis-match occurs. In 16-bit read cycles, this operation is repeated on the lower and upper bytes.

(Continued on following page)



4 Odd/Even Mode

- 0 All CPU addresses sequentially access all planes
- 1 Even CPU addresses access planes 0 and 2, while odd CPU addresses access planes 1 and 3. This option is useful for compatibility with the IBM CGA memory organization.

6-5 Shift Register Mode

These two bits select the data shift pattern used when passing data from the four memory planes through the four video shift registers. If data bits 0-7 in memory planes 0-3 are represented as M0D0-M0D7, M1D0-M1D7, M2D0-M2D7, and M3D0-M3D7 respectively, then the data in the serial shift registers is shifted out as follows:

<u>65</u>	Last Bit Shifted <u>Out</u>			Shi <u>Direc</u>	ft <u>tion</u> ——	•		1st Bit Shifted <u>Out</u>	Out- put <u>to:</u>
00:	M0D0	M0D1	M0D2	M0D3	M0D4	M0D5	M0D6	M0D7	Bit 0
	M1D0	M1D1	M1D2	M1D3	M1D4	M1D5	M1D6	M1D7	Bit 1
	M2D0	M2D1	M2D2	M2D3	M2D4	M2D5	M2D6	M2D7	Bit 2
	M3D0	M3D1	M3D2	M3D3	M3D4	M3D5	M3D6	M3D7	Bit 3
01:	M1D0	M1D2	M1D4	M1D6	M0D0	M0D2	M0D4	M0D6	Bit 0
	M1D1	M1D3	M1D5	M1D7	M0D1	M0D3	M0D5	M0D7	Bit 1
	M3D0	M3D2	M3D4	M3D6	M2D0	M2D2	M2D4	M2D6	Bit 2
	M3D1	M3D3	M3D5	M3D7	M2D1	M2D3	M2D5	M2D7	Bit 3
1x:	M3D0	M3D4	M2D0	M2D4	M1D0	M1D4	M0D0	M0D4	Bit 0
	M3D1	M3D5	M2D1	M2D5	M1D1	M1D5	M0D1	M0D5	Bit 1
	M3D2	M3D6	M2D2	M2D6	M1D2	M1D6	M0D2	M0D6	Bit 2
	M3D3	M3D7	M2D3	M2D7	M1D3	M1D7	M0D3	M0D7	Bit 3

- **Note:** If the Shift Register is not loaded every character clock (see SR01 bits 2&4) then the four 8-bit shift registers are effectively 'chained' with the output of shift register 1 becoming the input to shift register 0 and so on. This allows one to have a large monochrome (or 4 color) bit map and display one portion thereof.
- Note: If XR28 bit-4 is set (8-bit video path), GR05 bit-6 must be set to 0:

Bit 0 0x and XR28 bit-4=1: M3D0 M2D0 M1D0 M0D0 M1D1 M0D1 M3D1 M2D1 Bit 1 M3D2 M2D2 M1D2 M0D2 Bit 2 M2D3 M0D3 M3D3 M1D3 Bit 3 M3D4 M2D4 M1D4 M0D4 Bit 4 M0D5 Bit 5 M3D5 M2D5 M1D5 M2D6 Bit 6 M3D6 M1D6 M0D6 M3D7 M2D7 M1D7 M0D7 Bit 7

7 Reserved (0)



MISCELLANEOUS REGISTER (GR06)

Read/Write at I/O Address 3CFh Index 06h Group 1 Protection



0 Graphics/Text Mode

- 0 Text Mode
- 1 Graphics mode

1 Chain Odd/Even Planes

This mode can be used to double the address space into display memory.

1 CPU address bit A0 is replaced by a higher order address bit. The state of A0 determines which memory plane is to be selected:

A0 = 0: select planes 0 and 2 A0 = 1: select planes 1 and 3

0 A0 not replaced

3-2 Memory Map Mode

These bits control the mapping of the display memory into the CPU address space as follows (also used in extended modes):

Bit 3 Bit 2 CPU Address

0	0	A0000h-BFFFFh
0	1	A0000h-AFFFFh
1	0	B0000h-B7FFFh
1	1	B8000h-BFFFFh

7-4 Reserved (0)

COLOR DON'T CARE REGISTER (GR07)

Read/Write at I/O Address 3CFh Index 07h Group 1 Protection



3-0 Ignore Color Plane (3-0)

- 0 This causes the corresponding bit of the Color Compare register to be a don't care during a comparison.
- 1 The corresponding bit of the Color Compare register is enabled for color comparison. This register is active in Read Mode 1 only.

7-4 Reserved (0)



BIT MASK REGISTER (GR08)

Read/Write at I/O Address 3CFh Index 08h Group 1 Protection



7-0 Bit Mask

This bit mask is applicable to any data written by the CPU, including that subject to a rotate, logical function (AND, OR, XOR), Set/Reset, and No Change. In order to execute a proper read-modify-write cycle into displayed memory, each byte must first be read (and latched by the VGA), the Bit Mask register set, and the new data then written. The bit mask applies to all four planes simultaneously.

- 0 The corresponding bit in each of the four memory planes is written from the corresponding bit in the latches
- 1 Unrestricted manipulation of the corresponding data bit in each of the four memory planes is permitted



LUILS

3



Attribute Controller and VGA Color Palette Registers

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
ARX	Attribute Index (for 3C0/3C1h)	_	R/W	3C0h	1	91
AR00-AR0F	Attribute Controller Color Data	00-0Fh	R/W	3C0h/3C1h	1	92
AR10	Mode Control	10h	R/W	3C0h/3C1h	1	92
AR11	Overscan Color	11h	R/W	3C0h/3C1h	1	93
AR12	Color Plane Enable	12h	R/W	3C0h/3C1h	1	93
AR13	Horizontal Pixel Panning	13h	R/W	3C0h/3C1h	1	94
AR14	Pixel Pad	14h	R/W	3C0h/3C1h	1	94
DACMASK	Color Palette Pixel Mask	_	R/W	3C6h	6	95
DACSTATE	Color Palette State	_	R	3C7h	_	95
DACRX	Color Palette Read-Mode Index	_	W	3C7h	6	96
DACX	Color Palette Index (for 3C9h)	_	R/W	3C8h	6	96
DACDATA	Color Palette Data	00-FFh	R/W	3C9h	6	96

In regular VGA mode, all Attribute Controller registers are located at the same byte address (3C0h) in the CPU I/O space. An internal flip-flop controls the selection of either the Attribute Index or Data Registers. To select the Index Register, an I/O Read is executed to address 3BAh/3DAh to clear this flip-flop. After the Index Register has been loaded by an I/O Write to address 3C0h, this flip-flop toggles, and the Data Register is ready to be accessed. Every I/O Write to address 3C0h toggles this flip-flop. The flip-flop does not have any effect on the reading of the Attribute Controller registers. The Attribute Controller index register is always read back at address 3C0h, the data register is always read back at address 3C1h.

An option is provided to allow the Attribute Controller Index register to be mapped to 3C0h and the Data register to 3C1h to allow word I/O accesses. Another option allows the Attribute Controller to be both read and written at either 3C0h or 3C1h (EGA compatible mode). These optional mappings are selected by 'CPU Interface Register 1' (XR02[4-3]) and are not standard VGA capabilities.

The VGA color palette is used to further modify the video color output following the attribute controller color registers. The color palette logic is contained on-chip; extension register XR06 is provided to control various optional capabilities. DAC logic is provided on-chip to convert the final video output of the color palette to analog RGB outputs for use in driving a CRT display. Output comparator logic is also provided on-chip to duplicate the SENSE function (see Status Register 0 readable at 3C2h).

ATTRIBUTE INDEX REGISTER (ARX) Read/Write at I/O Address 3C0h Group 1 Protection



4-0 Attribute Controller Index

These bits point to one of the internal registers of the Attribute Controller.

5 Enable Video

- 0 Disable video, allowing the Attribute Controller Color registers to be accessed by the CPU
- 1 Enable video, causing the Attribute Controller Color registers (AR00-AR0F) to be inaccessible to the CPU
- 7-6 Reserved (0)



ATTRIBUTE CONTROLLER COLOR REGISTERS (AR00-AR0F)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 00-0Fh Group 1 Protection or XR63 bit-6



5-0 Color Value

These bits are the color value in the respective attribute controller color register as pointed to by the attribute index register.

7-6 Reserved (0)

ATTRIBUTE CONTROLLER MODE CONTROL REGISTER (AR10) Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 10h Group 1 Protection



0 Text/Graphics Mode

- 0 Selecttextmode
 - 1 Select graphics mode

1 Monochrome/Color Display

- 0 Select color display attributes
 - 1 Select mono display attributes

2 Enable Line Graphics Character Codes

This bit is dependent on bit 0 of the Override register.

- 0 Make the ninth pixel appear the same as the background
- 1 For special line graphics character codes (0C0h-0DFh), make the ninth pixel identical to the eighth pixel of the character. For other characters, the ninth pixel is the same as the background.

3 Enable Blink/Select Background Intensity

The blinking counter is clocked by the VSYNC signal. The Blink frequency is defined in the Blink Rate Control Register (XR60).

- 0 Disable Blinking and enable text mode background intensity
- 1 Enable the blink attribute in text and graphics modes.

4 Reserved (0)

5 Split Screen Horizontal Panning Mode

- 0 Scroll both screens horizontally as specified in the Pixel Panning register
- 1 Scroll horizontally only the top screen as specified in the Pixel panning register

6 256 Color Output Assembler

- 0 6-bits of video (translated from 4-bits by the internal color palette) are output every dot clock
- 1 Two 4-bit sets of video data are assembled to generate 8-bit video data at half the frequency of the internal dot clock (256 color mode).

7 Video Output 5-4 Select

- 0 Video bits 4 and 5 are generated by the internal Attribute Controller color paletteregisters
- 1 Video bits 4 and 5 are the same as bits 0 and 1 in the Pixel Pad register (AR14)



OVERSCAN COLOR REGISTER (AR11)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 11H Group 1 Protection



7-0 Overscan Color

These 8 bits define the overscan (border) color value. For monochrome displays, these bits should be zero.

The border color is displayed in the interval after Display Enable End and before Blank Start (end of display area; i.e. right side and bottom of screen) and between Blank End and Display Enable Start (beginning of display area; i.e. left side and top of screen).

COLOR PLANE ENABLE REGISTER (AR12)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 12h Group 1 Protection



3-0 Color Plane (3-0) Enable

- 0 Force the corresponding color plane pixel bit to 0 before it addresses the colorpalette
- 1 Enable the plane data bit of the corresponding color plane to pass

5-4 Display Status Select

These bits select two of the eight color outputs to be read back in the Input Status Register 1 (port 3BAh or 3DAh). The output color combinations available on the status bits are as follows:

		Status R	egister 1
Bit 5	Bit 4	Bit 5	Bit 4
0	0	P2	P0
0	1	P5	P4
1	0	P3	P1
1	1	P7	P6

7-6 Reserved (0)



ATTRIBUTE CONTROLLER HORIZONTAL PIXEL PANNING REGISTER (AR13)

Read at I/O Address 3C1h Write At I/O Address 3C0/1h Index 13h Group 1 Protection



3-0 Horizontal Pixel Panning

These bits select the number of pixels to shift the display horizontally to the left. Pixel panning is available in both text and graphics modes. In 9 pixel/character text mode, the output can be shifted a maximum of 9 pixels. In 8 pixel/character text mode and all graphics modes a maximum shift of 8 pixels is possible. In 256-color mode (output assembler AR10 bit-6 = 1), bit 0 of this register must be 0 which results in only 4 panning positions per display byte. In Shift Load 2 and Shift Load 4 modes, register CR08 provides single pixel resolution for panning. Panning is controlled as follows:

	Number	<u>r of Pix</u>	els Shifted
AR13	9-dot mode	8-dot mode	256-color mode
0	1	0	0
1	2	1	
2	3	2	1
3	4	3	
4	5	4	2
5	6	5	
6	7	6	3
7	8	7	
8	0		

7-4 Reserved (0)

ATTRIBUTE CONTROLLER PIXEL PAD REGISTER (AR14) Read at I/O Address 3C1h Write At I/O Address 3C0/1h Index 14h Group 1 Protection



1-0 Video Bits 5-4

These bits are output as video bits 5 and 4 when AR10 bit-7 = 1. They are disabled in the 256 color mode.

3-2 Video Bits 7-6

These bits are output as video bits 7 and 6 in all modes except 256-color mode.

7-4 Reserved (0)



COLOR PALETTE PIXEL MASK REGISTER (DACMASK) Read/Write at I/O Address 3C6h Group 6 Protection



The contents of this register are logically ANDed with the 8 bits of video data coming into the color palette. Zero bits in this register therefore cause the corresponding address input to the color palette to be zero. For example, if this register is programmed with 7, only color palette registers 0-7 would be accessible; video output bits 3-7 would be ignored and all color values would map into the lower 8 locations in the color palette.

COLOR PALETTE STATE REGISTER (DACSTATE) Read only at I/O Address 3C7h



1-0 Palette State 1-0

Status bits indicate the I/O address of the last CPU write to the Color Palette:

- 00 The last write was to 3C8h (write mode)
- 11 The last write was to 3C7h (read mode)

7-2 Reserved (0)

To allow saving and restoring the state of the video subsystem, this register is required since the color palette index register is automatically incremented differently depending on whether the index is written at 3C7h or 3C8h.



COLOR PALETTE READ-MODE INDEX REGISTER (DACRX) Write only at I/O Address 3C7h

Group 6 Protection

COLOR PALETTE

INDEX REGISTER (DACX) Read/Write at I/O Address 3C8h Group 6 Protection



COLOR PALETTE DATA REGISTERS (DACDATA 00-FF) Read/Write at I/O Address 3C9h Index 00h-FFh Group 6 Protection



The palette index register is used to point to one of 256 palette data registers. Each data register is 18 bits in length (6 bits each for red, green, and blue), so the data values must be read as a sequence of 3 bytes. After writing the index register (3C7h or 3C8h), data values may be read from or written to the color palette data register port (3C9h) in sequence: first red, then green, then blue, then repeat for the next location if desired (the index is incremented automatically by the palette logic).

The index may be written at 3C7h and may be read or written at 3C8h. When the index value is written to either port, it is written to both the index register and a 'save' register. The save register (not the index register) is used by the palette logic to point at the current data register. When the index value is written to 3C7h (**readmode**), it is written to both the index register and the save register, then the index register is <u>automatically incremented</u>. When the index value is written to 3C8h (**writemode**), the automatic incrementing of the index register does not occur.

After the third of the three sequential data reads from (or writes to) 3C9h is completed, the save and index registers are both automatically incremented by the palette logic. This allows the entire palette (or any subset) to be read (written) by writing the index of the first color in the set, then sequentially reading (writing) the values for each color, without having to reload the index every three bytes.

The state of the RGB sequence is not saved; the user must access each three bytes in a non-interruptible sequence (or be assured that interrupt service routines will not access the palette index or data registers). When the index register is written (at either port), the RGB sequence is restarted. Data reads and writes may be intermixed; either reads or writes increment the palette logic's RGB sequence counter.

The palette's save register always contains a value one less than the readable index value if the last index write was to the 'read mode' port. The state is saved of which port (3C7h or 3C8h) was last written; that information is returned on reads from 3C7h.



Extension Registers

Register	Register		I/O State After					
Mnemonic	Group	Extension Register Name	Index	Access	Address Reset	Page		
XRX		Extension Index		R/W	3D6h x x x x x x x x x	99		
XR00	Misc	Chip Version	00h	RO	3D7h 1101vvvv	99		
XR01	Misc	Configuration 1	01h	RO	3D7h ddddddd	100		
XR02	Misc	CPU Interface Control 1	02h	R/W	3D7h r 0 0 0 0 0 0 0	101		
XR03	Misc	CPU Interface Control 2	03h	R/W	3D7h 0000010	102		
XR04	Misc	Memory Control 1	04h	R/W	3D7h 00000000	103		
XR05	Misc	Memory Control 2	05h	R/W	3D7h 00000000	104		
XR06	Misc	Palette Control	06h	R/W	3D7h 00000000	105		
XR0E	Misc	Text Mode Control	0Eh	R/W	3D7h 0 0 0	108		
XR28	Misc	VideoInterface	28h	R/W	3D7h 0000••0•	121		
XR29	Misc	Half Line Compare	29h	R/W	3D7h x x x x x x x x x	121		
XR70	Misc	Setup / Disable Control	70h	R/W	3D7h 0	156		
XR72	Misc	External Device I/O	72h	R/W	3D7h 00000000	157		
XR73	Misc	DPMS Control	73h	R/W	3D7h • 0 0 0 0 0 0 0	158		
XR74	Misc	Configuration 2	74h	RO	3D7h ddddd	159		
XR7C	Misc	XRAM Control	7Ch	R/W	3D7h ••000000	159		
XR7D	Misc	Diagnostic	7Dh	R/W	3D7h 0•••••	160		
XR7F	Misc	Diagnostic	7Fh	R/W	3D7h 00xxxx00	160		
		e						
XR07	Mapping	I/O Base	07h	R/W	3D7h 11110100	106		
XR08	Mapping	LinearAddressingBase	08h	R/W	3D7h x x x x x x x x x	106		
XR0B	Mapping	CPU Paging	0Bh	R/W	3D7h 00-00000	107		
XR0C	Mapping	Start Address Top	0Ch	R/W	3D7h •••••00	107		
XR10	Mapping	Single/Low Map	10h	R/W	3D7h x x x x x x x x	110		
XR11	Mapping	High Map	11h	R/W	3D7h x x x x x x x x	110		
XR0F	Software Flags	Software Flags 0	0Fh	R/W	3D7h x x x x x x x x x	109		
XR2B	Software Flags	Software Flags 1	2Bh	R/W	3D7h 00000000	122		
XR44	Software Flags	Software Flags 2	44h	R/W	3D7h x x x x x x x x x	133		
XR45	Software Flags	Software Flags 3	45h	R/W	3D7h x x x x x x x x x	133		
XR14	Compatibility	Emulation Mode	14h	R/W	3D7h 0000 00	111		
XR15	Compatibility	Write Protect	15h	R/W	3D7h - 0000000	112		
XR1F	Compatibility	Sense Select / Scratch	1Fh	R/W	3D7h 0 x x x x	117		
XR7E	Compatibility	CGA Color Select / H Pulse Width	7Eh	R/W	3D7h - x x x x x x	160		
VP20	Clock	Clock Divide Control	20h	DAV	2D7h	125		
VD21	Clock	Clock Divide Collitor	21h		$3D/11 \cdot x x x x x x x x$	125		
VD22	Clock	Clock M-Divisor	20h		$3D/11 \times X \times X \times X \times X$	120		
AK52 VD22	Clock	Clock N-Divisor	5211 22h	K/W D/W	$3D/II \times X \times X \times X \times X$	120		
AKSS	CIOCK	Clock Collitor	5511	K/ W	SD/II 0000•000	127		
XR27	MultiMedia	Video Output Control	27h	R/W	3D7h 00000000	120		
XR39	MultiMedia	Video Port Control	39h	R/W	3D7h 00•••••	128		
XR3A	MultiMedia	Color Key 0	3Ah	R/W	3D7h xxxxxxxx	129		
XR3B	MultiMedia	Color Key 1	3Bh	R/W	3D7h xxxxxxxx	129		
XR3C	MultiMedia	Color Key 2	3Ch	R/W	3D7h x x x x x x x x	130		
XR3D	MultiMedia	Color Key Mask 0	3Dh	R/W	3D7h x x x x x x x x	130		
XR3E	MultiMedia	Color Key Mask 1	3Eh	R/W	3D7h x x x x x x x x	131		
XR3F	MultiMedia	Color Key Mask 2	3Fh	R/W	3D7h x x x x x x x x	131		
	uuu		21.11		Jern AAAAAAAAA	1.71		
XR40	BitBLT	BitBLT Configuration	40h	R/W	3D7h •••••00	133		
Reset Codes:	x = Not changed d = Set from the	by RESET (indeterminate on power-up) corresponding data bus pin on falling edge of RES	ET	= Not im = Reserv	plemented (always reads 0) ed (read/write)			

r = Read-onlyv = Chip version

0/1 = Reset to 0 or 1 by falling edge of RESET

State After



Register

Register

Mnemonic	Group	Extension Register Name	Index	Access	Address	Reset	Page
XR0D	Alternate	Auxiliary Offset	0Dh	R/W	3D7h	x x	108
XR16	Alternate	VerticalOverflow	16h	R/W	3D7h	$\bullet 0 \bullet 0 \bullet 0 0 0$	113
XR17	Alternate	Horizontal Overflow	17h	R/W	3D7h	•00000000	113
XR18	Alternate	Alternate Horizontal Display End	18h	R/W	3D7h	x	114
XR19	Alternate	Alternate Horizontal Sync Start	19h	R/W	3D7h	x	114
XR1A	Alternate	Alternate Horizontal Sync End	1Ah	R/W	3D7h	x	115
XR1B	Alternate	Alternate Horizontal Total	1Bh	R/W	3D7h	x	115
XR1C	Alternate	Alternate H Blank Start / H Panel Size	1Ch	R/W	3D7h	x	116
XR1D	Alternate	Alternate Blank End / H Serration 1	1Dh	R/W	3D7h	0 x x x x x x x x	116
XR1E	Alternate	Alternate Offset / H Serration 2	1Eh	R/W	3D7h	x	117
XR21	Alternate	Alternate Horizontal Sync Start	21h	R/W	3D7h	x	118
XR22	Alternate	Alternate Horizontal Sync End	22h	R/W	3D7h	• • • x x x x x x	118
XR23	Alternate	Alternate Horizontal Total	23h	R/W	3D7h	x	118
XR24	Alternate	Alternate Maximum Scan Line	24h	R/W	3D7h	• • • x x x x x x	119
XR25	Alternate	Alternate Horizontal Panel Size	25h	R/W	3D7h	x	119
XR26	Alternate	Horizontal Sync Start Offset	26h	R/W	3D7h	x	120
XR64	Alternate	Alternate Vertical Total	64h	R/W	3D7h	* * * * * * * * *	151
XR65	Alternate	AlternateOverflow	65h	R/W	3D7h	x x x • • x x x	151
XR66	Alternate	Alternate Vertical Sync Start	66h	R/W	3D7h	* * * * * * * * *	152
XR67	Alternate	Alternate Vertical Sync End	67h	R/W	3D7h	••••xxxx	152
XR2C	Flat Panel	FLM Delay	2Ch	R/W	3D7h	x	122
XR2D	Flat Panel	LP Delay (Comp Enabled)	2Dh	R/W	3D7h	x	123
XR2E	Flat Panel	LP Delay (Comp Disabled)	2Eh	R/W	3D7h	x	123
XR2F	Flat Panel	LP Width	2Fh	R/W	3D7h	x	124
XR4F	Flat Panel	Panel Format 2	4Fh	R/W	3D7h	x x 0 0 • x x x	134
XR50	Flat Panel	Panel Format 1	50h	R/W	3D7h	x	135
XR51	Flat Panel	Display Type	51h	R/W	3D7h	000.00000	136
XR52	Flat Panel	Power Down Control	52h	R/W	3D7h	00000001	137
XR53	Flat Panel	Panel Format 3	53h	R/W	3D7h	0 0 0 0 0 0 0 x 0	138
XR54	Flat Panel	PanelInterface	54h	R/W	3D7h	x	139
XR55	Flat Panel	Horizontal Compensation	55h	R/W	3D7h	x	140
XR56	Flat Panel	Horizontal Centering	56h	R/W	3D7h	x	141
XR57	Flat Panel	Vertical Compensation	57h	R/W	3D7h	x	142
XR58	Flat Panel	Vertical Centering	58h	R/W	3D7h	x	143
XR59	Flat Panel	Vertical Line Insertion	59h	R/W	3D7h	x x x • x x x x	143
XR5A	Flat Panel	Vertical Line Replication	5Ah	R/W	3D7h	• • • • x x x x	144
XR5B	Flat Panel	Panel Power Sequencing Delay	5Bh	R/W	3D7h	$1\ 0\ 0\ 0\ 0\ 0\ 1$	144
XR5C	Flat Panel	Activity Timer Control	5Ch	R/W	3D7h	0 x • x x x x x x	145
XR5D	Flat Panel	FP Diagnostic	5Dh	R/W	3D7h	000000000	146
XR5E	Flat Panel	M (ACDCLK) Control	5Eh	R/W	3D7h	x	147
XR5F	Flat Panel	XRAM Area Pointer	5Fh	R/W	3D7h	000000000	147
XR60	Flat Panel	Blink Rate Control	60h	R/W	3D7h	1000011	148
XR61	Flat Panel	SmartMap TM Control	61h	R/W	3D7h	* * * * * * * * *	149
XR62	Flat Panel	SmartMap [™] Shift Parameter	62h	R/W	3D7h	* * * * * * * * *	150
XR63	Flat Panel	SmartMap TM Color Mapping Control	63h	R/W	3D7h	x 1 x x x x x x	150
XR68	Flat Panel	Vertical Panel Size	68h	R/W	3D7h	****	153
XR6C	Flat Panel	Programmable Output Drive	6Ch	R/W	3D7h	••0000d•	153
XR6E	Flat Panel	Polynomial FRC Control	6Eh	R/W	3D7h	x x x x x x x x x	154
XR6F	Flat Panel	Frame Buffer Control	6Fh	R/W	3D7h	0 x x x x 0 0 0	155
-	==						

Extension Registers (Continued)

I/O

x = Not changed by RESET (indeterminate on power-up) Reset Codes: d = Set from the corresponding data bus pin on falling edge of RESET • r = Read-onlyv = Chip version

- = Not implemented (always reads 0) = Reserved (read/write)

0/1 = Reset to 0 or 1 by falling edge of RESET



EXTENSION INDEX REGISTER (XRX) Read/Write at I/O Address 3D6h



- **6-0** Index value used to access the extension registers
- 7 Reserved (0)

CHIPS VERSION REGISTER (XR00) Read only at I/O Address 3D7h

Read only at I/O Address 3D7h Index 00h



7-0 Chip Version - 65548 Chip Version start at DCh and are incremented for every silicon step.



CONFIGURATION REGISTER 1 (XR01) Read only at I/O Address 3D7h Index 01h



These bits latch the state of memory address bus A (AA bus) bits 0-7 on the rising edge of RESET#. The state of bits 0-7 after RESET# effect chip internal logic as indicated below. During RESET#, internal pullups are enabled for AA[7:0] and hence the status of these bits will be high if no external pull-down resistors are present on these pins.

This register is not related to the Virtual EGA Switch register (XR1F).

2-0 CFG2:0 - CPU Bus T ype

<u>2</u>	<u>1</u>	<u>0</u>	<u>Bus Type</u>
L	L	L	Reserved
L	L	Η	Reserved
L	Η	L	Reserved
L	Η	Η	CPU Direct (2x LCLK)
			(pin-23=CRESET)
Η	L	L	Reserved
Η	L	Η	Reserved
Η	Η	L	PCI Bus
Η	Η	Η	VL-Bus (1x clk)
			(pin-23=RDYRTN#)

3 CFG3 - Reserved

The pin corresponding to this bit has no internal hardware function so may be used for sampling external conditions at reset.

4 CFG4 - Reserved

The pin corresponding to this bit must be sampled high on reset so this bit will always read back 1.

5 CFG5 - Oscillator Source Select

This pin should be set to 0.

6 CFG 6-A26-A27 Enable

- 0 Pin 53 is A26 (ignore for PCI) Pin 54 is A27 (ignore for PCI)
- 1 Pin 53 is ACTI Pin 54 is ENABKL

7 CFG7 - Internal Clock Test Mode

- 0 Enable internal clock test mode. Output MCLK on pin-30 (A25) and VCLK on pin 29 (A24)
- 1 Normal operation



CPU INTERFACE CTRL REGISTER 1 (XR02)

Read/Write at I/O Address 3D7h Index 02h



0 8/16-bit CPU Memory Access

- 0 8-bit CPU memory access (default)
- 1 16-bit CPU memory access

1 Digital Monitor Clock Mode

- 0 Normal (clk 0-1=25,28 MHz) (default)
- 1 Digital Monitor (clk 0-1=14,16MHz) 14MHz = $56MHz \div 4$ or $28MHz \div 2$ 16MHz = $50MHz \div 3$

2 SimultaneousDisplayCRTHTimingSelect

- 0 Use XR19,1A,1B for H parameters
- 1 Use CR04,05,00 for H parameters

4-3 Attribute Controller Mapping

- 00 Write Index and Data at 3C0h. (8-bit access only) (default VGA mapping)
- 01 Write Index at 3C0h and Data at 3C1h (8-bit or 16-bit access). Attribute flipflop (bit-7) is always reset in this mode (16-bit mapping)
- 10 Write Index and Data at 3C0h/3C1h (8-bit access only) (EGA mapping)
- 11 Reserved

5 I/O Address Decoding

- 0 Decode all 16 bits of I/O address (default)
- 1 Decode only lower 10 bits of I/O address. This affects addresses 3B4-3B5h, 3B8h, 3BAh, 3BFh, 3C0-3C2h, 3C4-3C5h, 3CE-3CFh, 3D4-3D5h, and 3D8-3DAh.
- 6 Palette Address Decoding
 - 0 External palette registers can be accessed only at 3C6h-3C9h (default)
 - 1 External palette regs can be accessed at 3C6h-3C9h & 83C6h-83C9h
- 7 Attribute Flip-Flop Status (read only) 0 =Index, 1 =Data



CPU INTERFACE CTRL REGISTER 2 (XR03) Read/Write at I/O Address 3D7h

Index 03h



0 Palette Write Shadow

- 0 Chip responds normally to Palette Write accesses (LDEV# is returned for VL-Bus and DEVSEL# is returned for PCI bus)
- 1 Palette write commands are executed internally but the chip does not respond externally (LDEV# is not returned for VL-Bus and DEVSEL# is not returned for PCI bus). This bit should normally be set to 1.

1 DR Register Access Enable

- 0 32-Bit DRxx register access disabled
- 1 DRxx registers accessible at I/O port defined by XR07 (Default)

2 Reserved (R/W)

3 High Bandwidth Mode

This bit can be set on modes that require high memory bandwidth such as 640x480 24-bpp to increase bandwidth for display refresh. This bit should be reset on all standard VGA modes.

- 0 Disable high bandwidth mode
- 1 Enable high bandwidth mode

4 Reserved (R/W)

5 Increase CRT Refresh Priority

This bit should be reset on all standard VGA modes.

- 0 CRT refresh is given highest priority but CPU access is allowed when the screen refresh FIFO reaches a certain threshold.
- 1 Increase CRT refresh priority by increasing the screen refresh FIFO threshold before allowing CPU access. This is useful for modes which require a lot of memory bandwidth (e.g.: text modes on STN-DD panels).

6 PCI Memory Write Burst Mode

- 0 Disable PCI memory write burst mode
- 1 Enable PCI memory write burst mode
- 7 Reserved (R/W)



MEMORY CONTROL REGISTER 1 (XR04) Read/Write at I/O Address 3D7h

Index 04h



1-0 Memory Configuration

- 00 32-bit memory data path. Memory data bus is on MAD15-0 & MBD15-0 (DRAMs A and B). If frame acceleration is enabled and embedded frame buffer is selected, the data will be stored in both DRAMs A and B. An external frame buffer can be enabled on DRAM C with this setting.
- 01 16-bit data path (DRAM A only). The memory data bus is on MAD15-0. If frame acceleration is enabled and embedded frame buffer is selected, the data will be restricted to storage in DRAM A only. An external frame buffer can be enabled on DRAM C with this setting.
- 10 32-bit memory data path. Memory data bus is on MAD15-0 & MCD15-0 (DRAMs A & C). DRAM C cannot be used as an external frame buffer with this setting, but programming can select between this setting and '01' to switch the function of DRAM C between use as display memory and use as an external frame buffer.
- 11 Reserved

DRAM A must always be present and if that is the only DRAM present, setting 01 must be used. DRAM B may optionally be present and if it is, setting 00 may be used (either 00 or 01 may be programmed with DRAMs A & B physically present). If all three DRAMs are present, setting 00 would normally be used (00, 01, and 10 are all allowable). Setting 10 would be used where only two DRAMs (A and C) are physically present (this field is set to 10 to use both DRAMs as 1MB of display memory and set to 01 to use DRAM A as 512KB of display memory and DRAM C as an external frame buffer).

2 Memory Wraparound Control

This bit enables bits 16-17 of the CRT Controller address counter (default = 0 on reset).

- 0 Disable CRTC addr counter bits 16-17
- 1 Enable CRTC addr counter bits 16-17

3 Reserved (R/W)

This bit must be set to 0.

4 RAS Precharge

- 0 3-clock RAS precharge (TRP=3 clocks)
- 1 4-clock RAS precharge (TRP=4 clocks)

This bit is used by the external frame buffer also.

5 CPU Memory Write Buffer

- 0 Disable CPU memory write buffer (default)
- 1 Enable CPU memory write buffer

7-6 Reserved (R/W)

These bits must be set to 0.



MEMORY CONTROL REGISTER 2 (XR05) Read/Write at I/O Address 3D7h Index 05h



0 Disable Long CPU Cycles

- 0 Enable long CPU cycles (default on RESET). This puts as many CPU cycles as possible into one RAS cycle.
 1 Disable long CPU cycles.
- 1 CAS Control for CPU Accesses
 - 0 <u>3-MCLK</u> CAS# cycle (2 low, 1 high) for all read or write accesses (default)
 - 1 <u>4-MCLK</u> CAS# cycle (3 low, 1 high) for all read accesses and for the first CAS# cycle of page-mode write accesses (following cycles are 2L/1H)

2 CAS Control for Display Refresh Accesses

- 0 <u>3-MCLK</u> CAS# cycle (2 low, 1 high) for all read or write accesses (default)
- 1 <u>4-MCLK</u> CAS# cycle (3 low, 1 high) for all read accesses and for the first CAS# cycle of page-mode write accesses (following cycles are 2L/1H)

3 RAS-CAS Delay Control (R/W)

When set, TRAC (RAS access time) and TRC (RAS cycle time) are relaxed for both regular and EDO DRAMs. Note: this change eliminates the asymmetric DRAM option for DRAMs A & B.

- 0 3-Clock TRCD (RAS# to CAS# delay)
- 1 4-Clock TRCD (RAS# to CAS# delay)

This bit is ignored for external frame buffer timing generation (external frame buffer timing always uses 4 clocks).

4 CAS#/WE# Select for DRAMs A&B

- 0 2-CAS# / 1-WE# 256Kx16 DRAM configuration is used (default)
- 1 1 CAS# and 2 WE# 256Kx16 DRAM configuration is used

5 CAS#/WE# Select for DRAM C

This bit is effective when XR6F[7]=1.

- 0 2 CAS# and 1 WE# configuration 256Kx16 DRAM is used (default)
- 1 1 CAS# and 2 WE# configuration 256Kx16 DRAM is used

6 PC Video Interface Enable

- 0 Disable PC Video Interface (default)
- Enable PC Video interface on DRAM 'C' pins (MCD15-0, RASC#, CASCH#, CASCL#, and WEC#). If bit-7 of this register is set to 1, OEC#, AA9, ACTI, ENABKL, and CA8-9 also serve as PC Video Interface pins. An external frame buffer cannot be used in this configuration.

7 EDO DRAM Enable

Note: This change eliminates the 24-bit PC Video option.

- 0 Standardnon-EDODRAM
- 1 EDODRAM

This bit is ignored for external frame buffer timing generation (external frame buffer timing always assumes non-EDO DRAMs).



PALETTE CONTROL REGISTER (XR06) Read/Write at I/O Address 3D7h

Index 06h



0 Pixel Data Pin Diagnostic Output Mode

- 0 Normal operation. Pixel data (P15:0) pins output flat panel pixel data (default on Reset).
- 1 Output CRT pixel data on pixel data pins P0-7 and output various internal signals on pixel data pins P8-15 for diagnostic purposes.

1 Internal DAC Disable

This bit affects the DAC analog outputs.

- 0 Enable internal DAC (default on Reset). DAC analog outputs (R, G, B) will be active and HSYNC and VSYNC signals are driven (Default on reset).
- 1 Disable internal DAC. The DAC analog outputs (R, G, B) will be 3stated. Setting this bit forces power down of the internal DAC. HSYNC and VSYNC are forced inactive if XR5D[6] is 0 and will be driven if XR5D[6] is 1.

3-2 Display Mode Color Depth

- 00 4 or 8 bits-per-pixel (default on reset)
- 01 16 bpp $(5-\overline{5}-5)$ (Targa compatible)
- 10 24 bpp (true color)
- 11 16 bpp (5-6-5) (XGA compatible)

4 PC Video Color Key Enable

- 0 Disable PC Video Overlay (default on reset)
- 1 Enable PC Video Overlay on color key

5 Bypass Internal VGA Palette

- 0 Use internal VGA palette (Default on reset).
- 1 Bypass internal VGA palette which will be powered down if DAC is disabled.

7-6 Color Reduction Select

These bits are effective in flat panel mode. These bits select the algorithm used to reduce 24-bit or 18-bit color data to 8-bit or 6-bit color data for monochrome panels.

- 00 NTSC weighting algorithm (default on reset)
- 01 Equivalentweightingalgorithm
- 10 Green only
- 11 Color (no reduction). This setting should be used when driving color panels.



I/O BASE REGISTER (XR07) Read/Write at I/O Address 3D7h Index 07h



7–0 I/O Base for 32-Bit Registers

In VL-Bus configuration, these bits determine the I/O range for the Doubleword Hardware Cursor & BitBLT registers (DRxx). The value programmed here is matched against CPU addresses A15 & A8-2. Address A9 must equal 1 and A14-10 select one of 32 DR registers. For example, a programmed value of 074h (011101 00b) would result in this DR register mapping:

DRxx:		nxxx xx1n nnnn nn00b
DR00:	03D0h =	0000 0011 1101 0000b
DR01:	07D0h =	0000 0111 1101 0000b
DR02:	0BD0h =	0000 1011 1101 0000b
DR03:	0FD0h =	0000 1111 1101 0000b
DR04:	13D0h =	0001 0011 1101 0000b
DR05:	17D0h =	0001 0111 1101 0000b
DR06:	1BD0h =	0001 1011 1101 0000b
DR07:	1FD0h =	0001 1111 1101 0000b
DR08:	23D0h =	0010 0011 1101 0000b
DR09:	27D0h =	0010 0111 1101 0000b
DR0A:	2BD0h =	0010 1011 1101 0000b
DR0B:	2FD0h =	0010 1111 1101 0000b
DR0C:	33D0h =	0011 0011 1101 0000b

The DRxx registers are enabled for access by setting XR03[1]. They are disabled following Reset. The programmer should write this register before enabling access to the DRxx registers.

In PCI bus configuration, this register is ignored. The PCI Configuration IOBASE register is used to determine the base address for the 32-bit registers in the PCI I/O space. Note that for PCI bus configuration only, the 32-bit registers may also be memory mapped: MBASE defines a 2MB memory space with frame buffer memory mapped into the lower megabyte and the 32-bit registers mapped into the upper megabyte.

LINEARADDRESSINGBASEREGISTER(XR08)

Read/Write at I/O Address 3B7h/3D7h Index 08h



7-0 Linear Address Base

In VL-Bus configuration, if linear addressing is enabled (XR0B[4]=1), these 8 bits are compared to A[27:20] to determine the base address of the 1MB of display memory in the 256MB VL-Bus address space (normally the VL address space is 4GB, but only 28 bits of address are decoded by the chip). For example, if the video memory is to be placed at 12MB (0C00000-0CFFFFFh), this register should be programmed to '00001100b'. Note that as a result, programming this register to 0 is typically not useful.

If A26-27 are not available (used for ACTI and ENABKL if Configuration Register XR01 bit-6 = 1) then bits 6-7 of this register are ignored and only A20-25 are compared against bits 0-5 of this register to determine the base address for the linear frame buffer in the VL-Bus / 486 CPU memory space. Similarly, if A25 and/or A24 are not available (see configuration bits 3, 4, and 7), bits 5 and/or 4 are also ignored.

In PCI bus configuration, this register is ignored. The PCI Configuration MBASE register is used to determine the base address for the linear frame buffer in the 4GB (full 32-bit address) PCI memory address space.


CPU PAGING REGISTER (XR0B)

Read/Write at I/O Address 3D7h Index 0Bh



0 Memory Mapping Mode

- 0 Normal Mode (VGA compatible) (default on Reset)
- 1 Extended Mode (mapping for > 256 KByte memory configurations)

1 CPU Single/Dual Mapping

- 0 CPU uses only a single map to access the extended video memory space (default on Reset)
- 1 CPU uses two maps to access the extended video memory space. The base addresses for the two maps are defined in the Low Map Register (XR10) and High Map Register (XR11).

2 CPU Address Divide by 4

- 0 Disable divide by 4 for CPU addresses (default on Reset)
- 1 Enable divide by 4 for CPU addresses. This allows the video memory to be accessed sequentially in mode 13. In addition, all video memory is available in mode 13 by setting this bit.

3 Extended Text Mode

Set to enable text font 'scrambling' in plane 2. Setting this bit improves text mode performance in single-DRAM configurations (with the proper BIOS support for font load/reload functions). This bit should be set in single DRAM configurations only.

4 Linear Addressing Enable

- 0 Standard VGA (A0000 BFFFF) memory space decoded on-chip using A17-19 (default on Reset)
- 1 Linear Addressing Enabled. See XR08 (Linear Addressing Base) for base address selection. Ignored in PCI bus configuration (see DEVCTL).
- 5 Reserved (0)

7-6 Endian Byte Swap for PCI Bus

Effective in PCI bus mode

- 00 No swap.
- 01 16-bpp byte swap. Byte 0 and 1 are swapped and byte 2 and 3 are swapped.
- 10 32-bpp byte swap. Byte 0 and 3 are swapped and byte 1 and 2 are swapped.
- 11 Reserved.

START ADDRESS TOP REGISTER (XR0C)

Read/Write at I/O Address 3D7h Index 0Ch



1-0 Start Address Top

These bits defines the high order bits for the Display Start Address when 512 KBytes or more of memory is used (see XR04 bits 1-0).

7-2 Reserved (R/W)



AUXILIARY OFFSET REGISTER (XR0D)

Read/Write at I/O Address 3D7h Index 0Dh



0 Offset Register LSB

This bit provides finer granularity to the display memory address offset when word and doubleword modes are used. This bit is used with the regular Offset register (CR13).

1 Alternate Offset Register LSB

This bit provides finer granularity to the display memory address offset when word and doubleword modes are used. This bit is used with the Alternate Offset register (XR1E).

7-2 Reserved (0)

TEXTMODECONTROLREGISTER(XR0E)

Read/Write at I/O Address 3D7h Index 0Eh



This register is effective for both CRT and flat panel text modes.

1-0 Reserved (0)

2 Cursor Mode

- 0 Blinking (default on Reset).
- 1 Non-blinking

3 Cursor Style

- 0 Replace (default on Reset)
- 1 Exclusive-Or

6-4 Reserved (0)

7 Synchronous Reset Ignore

When this bit is set, the chip will ignore SR00 bit-1 (Synchronous Reset) and will remain in normal operation. Synchronous reset is a holdover from the original VGA which is no longer required. VGA software, however, performs synchronous resets frequently, creating the possibility for display memory corruption if the chip is left in the synchronous reset state for too long. The 65548 display memory sequencer does not need to be periodically reset, so this bit is provided to prevent potential display memory corruption problems. For absolute VGA compatibility, this bit may be set to 0.



SOFTWARE FLAGS REGISTER 0 (XR0F) Read/Write at I/O Address 3D7h

Index 0Fh



This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software. For reference, the functions of the bits of this register are currently defined as follows:

1-0 Memory Size

- 00 256KB
- 01 512KB
- 1x 1MB
- 2-3 Reserved (0)

4 HiColor/TrueColor

- 0 Current mode <u>is not</u> hi-color / truecolor mode
- 1 Current mode <u>is</u> hi-color / true-color mode

5 Packed-Pixel Mode Dot Clock

- 0 Use <u>default</u> dot clock in packed-pixel modes
- 1 Use <u>40MHz</u> dot clock in packed-pixel modes

This bit is used for high resolution panels in panel mode only.

6 Interlace Select

- 0 Set mode 24h, 34h, 72h/75h or 7Eh interlaced
- 1 Set mode 24h, 34h, 72h/75h or 7Eh non-interlaced

7 Text Compensation Enable/Disable

- 0 Tall font disabled
- 1 Tall font<u>enabled</u>

See also XR2B, XR44, XR45 for definition of other software flags registers.



SINGLE/LOW MAP REGISTER (XR10)

Read/Write at I/O Address 3D7h Index 10h



This register effects CPU memory address mapping.

7-0 Single / Low Map Base Address Bits 17-10

These bits define the base address in single map mode (XR0B bit-1 = 0), or the lower map base address in dual map mode (XR0B bit-1 = 1). The memory map starts on a 1K boundary in planar modes and on a 4K boundary in packed pixel modes. In case of dual mapping, this register controls the CPU window into display memory based on the contents of GR06 bits 3-2 as follows:

GR06

Bits 3-2	Low Map
	· · · · · ·

- 00 A0000-AFFFF
- 01 A0000-A7FFF
- 10 B0000-B7FFF Single mapping only
- 11 B8000-BFFFF Single mapping only

HIGH MAP REGISTER (XR11)

Read/Write at I/O Address 3D7h Index 11h



This register effects CPU memory address mapping.

7-0 High Map Base Address Bits 17-10

These bits define the Higher Map base address in dual map modes (XR0B bit-1=1). The memory map starts on a 1K boundary in planar modes and on a 4K boundary in packed pixel modes. This register controls the CPU window into display memory based on the contents of GR06 bits 3-2 as follows:

<u>GR06 bits 3-2</u>	High Map
00	B0000-BFFFF
01	A8000-AFFFF
10	Don't care
11	Don't care





EMULATION MODE REGISTER (XR14)

Read/Write at I/O Address 3D7h Index 14h



1-0 EmulationMode

- 00 VGA Mode
- 01 CGA Mode
- 10 Reserved
- 11 EGA Mode

3-2 Reserve d (0)

6-4 Reserved (R/W)

These bits must be set to 0

7 Interrupt Output Function

This bit controls the function of the interrupt output pin (IRQ):

Interrupt State	<u>Bit-7=0</u>	<u>Bit-7=1</u>
Disabled	3-state	3-state
Enabled, Inactive	3-state	Low
Enabled, Active	3-state	High



WRITE PROTECT REGISTER (XR15)

Read/Write at I/O Address 3D7h Index 15h



This register controls write protection for various groups of registers as shown. 0 = unprotected (default on Reset), 1 = protected.

0 Write Protect Group 1 Registers

This bit affects the Sequencer registers (SR00-04), Graphics Controller registers (GR00-08), and Attribute Controller registers (AR00-14).

1 Write Protect Group 2 Registers

This bit affects CR09 bits 0-4, CR0A, and CR0B.

2 Write Protect Group 3 Registers

This bit affects CR07 bit-4, CR08, CR11 bits 5-4, CR13, CR14, CR17 bits 0-1 and bits 3-7, and CR18.

3 Write Protect Group 4 Registers

This bit affects CR09 bits 5-7, CR10, CR11 bits 0-3 and bits 6-7, CR12, CR15, CR16, and CR17 bit-2.

4 Write Protect Group 5 Registers

This bit affects the Miscellaneous Output register (3C2h) and the Feature Control register(3BAh/3DAh).

5 Write Protect Group 6 Registers

This bit affects the VGA color palette registers (3C6h-3C9h). If this bit is set, all VGA color palette registers are write protected.

6 Write Protect Group 0 Registers

This bit affects CR0-7 (except CR07 bit-4). This bit is logically ORed with CR11 bit-7.

7 Reserved (0)



VERTICAL OVERFLOW REGISTER (XR16)

Read/Write at I/O Address 3D7h Index 16h



This register is used for both normal and alternate vertical parameters.

- 0 Vertical Total Bit-10
- 1 Vertical Display End Bit-10
- 2 Vertical Sync Start Bit-10
- 3 Reserved (R/W)
- 4 Vertical Blank Start Bit-10
- 5 Reserved (R/W)
- 6 Line Compare Bit-10
- 7 Reserved (R/W)

HORIZONTALOVERFLOWREGISTER(XR17)

Read/Write at I/O Address 3D7h Index 17h



Horizontal Total Bit 8 Horizontal Disp End Bit 8 Horizontal Sync Start Bit 8 Horizontal Sync End Bit 5 Horizontal Blank Strt Bit 8 Horizontal Blank End Bit 6 Line Compare Bit 10 Reserved(R/W)

This register is used for both normal and alternate horizontal parameters.

- 0 Horizontal Total Bit-8
- 1 Horizontal Display End Bit-8
- 2 Horizontal Sync Start Bit-8
- **3** Horizontal Sync End Bit-5
- 4 Horizontal Blank Start Bit-8
- 5 Horizontal Blank End Bit-6
- 6 Line Compare Bit-10
- 7 Reserved (R/W)



ALTERNATHORIZONTAL DISPLAYENDREGISTER(XR18) Read/Write at I/O Address 3D7h

Index 18h



This register is used in flat panel and CRT CGA text and graphics modes, and Hercules graphics mode.

7-0 Alternate Horizontal Display E nd

This register specifies the number of characters displayed per scan line, similar to CR01.

Programmed Value = Actual Value -1

Note: This register is used in emulation modes only. It is <u>not</u> used in CRT or flat panel VGA modes.

ALTERNATE HORIZONTAL SYNC START REGISTER (XR19)

Read/Write at I/O Address 3D7h Index 19h



This register is used in all flat panel modes with horizontal compression disabled, to set the horizontal sync start. This register is also used in CRT CGA text and graphics modes, and Hercules graphics mode.

7-0 Alternate Horizontal Sync Start

These bits specify the beginning of the HSync in terms of character clocks from the beginning of the display scan. Similar to CR04.

Programmed Value = Actual Value - 1



ALTERNATE HORIZONTAL SYNC END REGISTER (XR1A)

Read/Write at I/O Address 3D7h Index 1Ah



This register is used in all flat panel modes with horizontal compression disabled, CRT CGA text and graphics modes, and Hercules graphics mode.

4-0 Alternate Horizontal Sync End

Lower 5 bits of the character clock count which specifies the end of horizontal sync. Similar to CR05. If the horizontal sync width desired is N clocks, then programmed value is:

(N + Contents of XR19) ANDed with 01F Hex

6-5 CRT Alternate Horizontal Sync Delay

See CR05 for description

7 Reserved (0)

ALTERNATEHORIZONTALTOTALREGISTER (XR1B)

Read/Write at I/O Address 3D7h Index 1Bh



This register is used in all flat panel modes with horizontal compression disabled, CRT CGA text and graphics modes, and Hercules graphics mode.

7-0 Alternate Horizontal Total

This register contents are the total number of character clocks per line. Similar to CR00.

Programmed Value = Actual Value -5



ALTERNATE HORIZONTAL BLANK START/ HORIZONTALPANELSIZEREGISTER(XR1C)

Read/Write at I/O Address 3D7h Index 1Ch



The value in this register is the Horizontal Panel Size in all Flat Panel Modes. In CRT mode, it is used for CGA text and graphics and Hercules graphics modes.

7-0 CRT Alternate Horizontal Blank Start

See CR02 for description

Programmed Value = Actual Value - 1

or

7-0 FP Horizontal Panel Size

Horizontal panel size is programmed in terms of number of 8-bit (graphics/text) or 9-bit (text) characters. For double drive flat panels the actual horizontal panel size must be a multiple of two character clocks.

Programmed Value = Actual Value - 1

ALTERNATE HORIZONTAL BLANK END/ H SERRATION POSITION 1 REGISTER (XR1D) Read/Write at I/O Address 3D7h

Index 1Dh



Bits 0-6 of this register are used in CRT CGA text and graphics modes. Bit 7 of this register is used for all CRT and flat panel modes.

4-0 CRT Alternate Horizontal Blank Start See CR03 for description

6-5 CRTAlternateDisplayEnableSkewControl See CR03 for description

7 Line Compare Fix

This bit affects all CRT and FP text modes. This bit is 0 on reset.

- 0 Internal Line Compare (split screen) flag is not delayed so that the Vertical Row Counter is reset too early which in text mode causes the first scanline of the first character row following split screen to be <u>skipped</u> (not displayed). This is IBM VGA compatible.
- 1 Internal Line Compare (split screen) flag is delayed so that the Vertical Row Counter is reset properly which in text mode causes the first scanline of the first character row following split screen to be<u>displayed</u>.

or

7-0 Horizontal Serration Position 1

Start position of first horizontal serration pulse for composite sync generation.



ALTERNATE OFFSET/HORIZONTAL **SERRATION POSITION 2 REGISTER (XR1E)**

Read/Write at I/O Address 3D7h Index 1Eh



Alternate Offset /

This register is used in all flat panel modes, CRT CGA text and graphics modes.

7-0 Alternate Offset

See CR13 for description

Programmed Value = Actual Value - 1

or

Horizontal Serration Position 2 7-0

Start position of second horizontal serration pulse for composite sync generation.

SENSE SELECT/SCRATCH REGISTER(XR1F) Read/Write at I/O Address 3D7h

Index 1Fh



- 3-0 Reserved (BIOS scratch bits) See current BIOS OEM Reference Guide.
- 6-4 Reserved
- 7 **Reserved** (0)

This bit must be set to 0.



FP ALTERNATE HORIZONTAL SYNC START REGISTER (XR21)

Read/Write at I/O Address 3D7h Index 24h



7-0 Alternate FP Horizontal Sync Start

This register is used in flat panel 9-dot or 10-dot text mode when text compression is disabled.

FP ALTERNATE HORIZONTAL TOTAL REGISTER (XR23)

Read/Write at I/O Address 3D7h Index 26h



7-0 Alternate FP Horizontal Total

This register is used in flat panel 9-dot or 10-dot text mode when text compression is disabled.

FP ALTERNATE HORIZONTAL SYNC END REGISTER (XR22) Read/Write at I/O Address 3D7h

Index 26h



4-0 Alternate FP Horizontal Sync End

This register is used in flat panel 9-dot or 10-dot text mode when text compression is disabled.

7-5 Reserved (R/W)



ALTERNATEMAXIMUM SCANLINE REGISTER (XR24) Read/Write at I/O Address 3D7h

Index 24h



This register is used in flat panel text mode when TallFont is enabled during vertical compensation.

4-0 Alternate Maximum Scanlines (AMS)

Programmed Value = number of scanlines minus one per character row of TallFont

Double scanned lines, inserted lines, and replicated lines are not counted.

7-5 Reserved (R/W)

ALTERNATE HORIZONTAL PANEL SIZE REGISTER (XR25)

Read/Write at I/O Address 3D7h Index 25h



This register is used in flat panel 9-dot or 10-dot text mode when text compression is disabled.

7-0 Alternate Horizontal Panel Size

Programmed Value = 8/10 [XR1C + 1] - 1



HORIZONTAL SYNC START OFFSET REGISTER (XR26)

Read/Write at I/O Address 3D7h Index 26h



This register is used in flat panel mode.

7-0 Horizontal Sync Start Offset

This value is added to CR04 (Horizontal Sync Start) when XR02 bit 2 is set to '1'.

VIDEO OUTPUT CONTROL REGISTER(XR27)

Read/Write at I/O Address 3D7h Index 24h



2-0 Composite Sync Pixel Delay

These bits are used to adjust the position of composite sync from 0 to 7 pixel clocks.

4-3 Composite Sync Character Delay

These bits are used to adjust the position of composite sync from 0 to 3 character clocks.

5 Blank Delay Control

- 0 Blank not delayed on odd frames
- 1 Blank delayed 1/2 scanline on odd frames

6 Pedestal Enable

- 0 Normal (no pedestal)
- 1 Add voltage pedestal to RGB analog (DAC) outputs during the active (nonblank) video line time
- 7 NTSC/PAL Select
 - 0 NTSC
 - 1 PAL



VIDEO INTERFACE REGISTER (XR28)

Read/Write at I/O Address 3D7h Index 28h



0 Reserved (R/W)

1 Blank/Display Enable Select

This bit is effective in CRT mode only. In flat panel mode, XR54 bit-1 controls BLANK# functionality.

- 0 BLANK# controls color palette blanking (default on reset)
- 1 Display Enable controls color palette blanking

Note: This bit also controls the functionality of pins 68 or 69 when BLANK# / DE is selected for output instead of the default function (M is normally output on pin 69 and LP is normally output on pin 68 but this can be changed by XR4F bits 6 and 7 respectively). See also XR54 bits 0 and 1.

3-2 Reserved (R/W)

4 256-Color Video Path

This bit is effective for both CRT and flat panel in 256-color modes other than mode 13 (i.e., Super VGA modes).

- 0 4-bit video data path (default on reset)
- 1 8-bit video data path (horizontal pixel panning is controlled by bit-6)

Note: GR05 bit-5 must be 0 if this bit is set

5 Interlace Video

This bit is effective only for CRT graphics mode. This bit should be programmed to 0 for flat panel. In interlace mode XR29 holds the half-line positioning of VSync for odd frames.

0 Non-interlaced video (default on reset)1 Interlaced video

6 8-Bit Video Pixel Panning

This bit is effective for both CRT and flat panel when the 8-bit video data path is selected (bit-4 = 1).

- 0 AR13 bits 2-1 are used to control pixel panning (default on Reset)
- 1 AR13 bits 2-0 are used to control pixel panning

7 Tall Font Replication

- 0 Tall font replicates lines 1, 9 and 12
- 1 Tall font replicates line 0 twice and line 15 once

HALF LINE COMPARE REGISTER (XR29)

Read/Write at I/O Address 3D7h Index 29h



In Interlaced mode CRT operation, this register is used to generate the Half Line Compare Signal.

7-0 CRT Half-Line Value

In CRT interlaced video mode this value is used to generate the 'half-line compare' signal that controls the positioning of the VSync for odd frames.



SOFTWARE FLAGS REGISTER 1 (XR2B) Read/Write at I/O Address 3D7h Index 2Bh



This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software. For reference, the functions of the bits of this register are currently defined as follows:

7-0 Display Mode

These bits are used by the BIOS to store the current display mode number.

See also XR0F, XR44, XR45 for definition of other software flags registers.

FLM DELAY REGISTER (XR2C) Read/Write at I/O Address 3D7h Index 2Ch



This register is used only in flat panel mode when XR2F bit-7=0. The First Line Marker (FLM) signal is generated from an internal FP VSync active edge with a delay specified by this register. The FLM pulse width is always one line for SS panels and for DD panels when frame acceleration is enabled.

The FLM pulse width is always two lines for DD panels when frame acceleration is disabled.

7-0 FLM Delay (VDelay)

These bits define the number of HSyncs between the internal VSync and the rising edge of FLM.



LPDELAY REGISTER (CMPRENABLED) (XR2D)

Read/Write at I/O Address 3D7h Index 2Dh



This register is used only in flat panel mode when XR2F bit-6 = 0 and graphics mode horizontal compression is <u>enabled</u>. The LP output is generated from the FP Blank inactive edge with a delay specified by XR2F <u>bit-5</u> and the value in this register. The LP pulse width is specified in register XR2F.

7-0 LP Delay

These bits define the number of character clocks between the FP Blank inactive edge and the rising edge of the LP output in flat panel mode with 9-dot text mode forced to 8-dot text. The msb (bit 8) of this parameter is XR2F <u>bit-5</u>.

Programmed Value = Actual Value -1

Note: For DD panels without frame acceleration, the programmed value should be doubled.

LP DELAYREGISTER(CMPR DISABLED)(XR2E)

Read/Write at I/O Address 3D7h Index 2Eh



This register is used only in flat panel mode when XR2F bit-6 = 0 and 9-dot text mode is used. The LP output is generated from the FP Blank inactive edge with a delay specified by XR2F <u>bit-4</u> and the value in this register. The LP pulse width is specified in register XR2F.

7-0 LP Delay

These bits define the number of character clocks between the FP Blank inactive edge and the rising edge of the LP output in flat panel 9-dot text modes. The msb (bit 8) of this parameter is XR2F<u>bit-4</u>.

Programmed Value = Actual Value -1

Note: For DD panels without frame acceleration, the programmed value should be doubled.





LP WIDTH REGISTER (XR2F)

Read/Write at I/O Address 3D7h Index 2Fh



This register is used only in flat panel mode. This register together with XR2D or XR2E defines the LP output pulse in flat panel mode.

3-0 LP Width (HWidth)

These bits define the width of LP output pulse in terms of number of character (8-dot only) clocks in flat panel mode.

Programmed Value = Actual Value - 1

4 LP Delay (XR2E) Bit 8

This bit is the msb of the LP Delay parameter for 9-dot text modes.

5 LP Delay (XR2D) Bit 8

This bit is the msb of the LP Delay parameter for graphics mode with horizontal compression <u>disabled</u>.

6 LP Delay Disable

- 0 LP Delay Enable: XR2D and XR2F bit-5 (or XR2E and XR2F bit-4) are used to delay the LP active edge with respect to the FP Blank inactive edge.
- 1 LP Delay Disable: LP active edge will coincide with the FP Blank inactive edge.

7 FLM Delay Disable

- 0 FLM Delay Enable: XR2C is used to delay the external FLM active edge with respect to the internal FP VSync active edge.
- 1 FLM Delay Disable: the external FLM active edge will coincide with the internal FLM active edge.



CLOCK DIVIDE CONTROL REGISTER (XR30)

Read/Write at I/O Address 3D7h Index 30h



The three clock data registers (XR30-XR32) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers. Which of the VCO's is currently selected for programming is determined by the Clock Register Program Pointer (XR33[5]).

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XR30, and XR31 followed by a write to XR32. The completion of the write to XR32 causes data from all three registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

0 Reference Divisor Select

Selects the reference pre-scale factor:

- 0 Divide by 4
- 1 Divide by 1

3-1 Post Divisor Select

Selects the post-divide factor:

000	Divide by 1
001	Divide by 2

- 010 Divide by 4
- 011 Divide by 8
- 100 Divide by 16
- 101 Divide by 32
- 110 Divide by 64
- 111 Divide by 128

4 VCO Loop Divide

- 0 Divide by 4*M in VCO divider loop
- 1 Divide by 16*M in VCO divider loop

5 Enable Reference Clock ÷ 5

This bit applies only to dot clock generation. It does not affect memory clock generation.

- 0 Reference clock is not divided
- 1 Reference clock is divided by 5

6-7 Reserved (R/W)



CLOCK M-DIVISOR REGISTER (XR31) Read/Write at I/O Address 3D7h

Index 31h



The three clock data registers (XR30-XR32) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers. Which of the VCO's is currently selected for programming is determined by the Clock Register Program Pointer (XR33[5]).

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XR30, and XR31 followed by a write to XR32. The completion of the write to XR32 causes data from all three registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

7-0 VCO M-Divisor

M-Divisor value calculated for the desired output frequency.

CLOCK N-DIVISOR REGISTER (XR32) Read/Write at I/O Address 3D7h

Index 32h



The three clock data registers (XR30-XR32) are programmed with the loop parameters to be loaded into the clock synthesizer. The Memory and Video clock VCO's both have programmable registers. Which of the VCO's is currently selected for programming is determined by the Clock Register Program Pointer (XR33[5]).

The data written to this register is calculated based on the reference frequency, the desired output frequency, and characteristic VCO constraints as described in the Functional Description.

Data is written to registers XR30, and XR31 followed by a write to XR32. The completion of the write to XR32 causes data from all three registers is transferred to the VCO register file simultaneously. This prevents wild fluctuations in the VCO output during intermediate stages of a clock programming sequence.

7-0 VCO N-Divisor

N-Divisor value calculated for the desired output frequency.



CLOCK CONTROL REGISTER (XR33)

Read/Write at I/O Address 3D7h Index 33h



0 VCLK VCO Powerdown

- 0 VCLKVCOEnabled(default)
- 1 VCLK VCO Disabled

This bit is only effective if XR01[4] = 1.

1 MCLK VCO Powerdown

- 0 MCLKVCOEnabled (default)
- 1 MCLKVCODisabled

This bit is only effective if XR01[4] = 1.

2 Oscillator Powerdown

- 0 OSC Enabled (default)
- 1 OSC Disabled

This bit is only effective if XR01[5] = 1 and XR33[6] = 1.

3 Reserved (R/W)

4 Video Clock Select

- 0 If XR01[4] = 1 (internal clock source), use output of VCLK VCO as video clock otherwise if XR04[4] = 0, use RCLK input as video clock (default).
- 1 If XR01[4] = 1 (internal clock source), use output of MCLK VCO divided by 2 as the video clock; otherwise if XR01[4]=0, then use MCLK input divided by 2 as the video clock.

5 Clock Register Program Pointer

This bit determines which of the VCO's is being programmed. Following a write to XR32 the data contained in XR32:30 is synchronously transferred to the appropriate VCO counter latch.

- 0 VCLKVCO selected
- 1 MCLKVCO selected

6 Power Sequencing Reference Clock

- 0 Use RCLK (reference clock) divided by 384 as panel power sequencing reference clock and Standby Mode display memory refreshes. For RCLK=14.31818 MHz, panel power sequencing clock would be 37.5 KHz (default).
- 1 Use AA9 pin as 32 KHz clock input for panel power sequencing reference clock and Standby Mode display memory refreshes. Asymmetric DRAM option (XR05[3]=1) should not be enabled in this case.

7 ISO Mode Control

- 0 Clock 0 and Clock 1 default to 25.175 and 28.322 MHz respectively.
- 1 Clock 0 and Clock 1 default to 32 MHz and 36 MHz.



VIDEO PORT CONTROL REGISTER(XR39)

Read/Write at I/O Address 3D7h Index 33h



5-0 Reserved (R/W)

6 VAFC Enable

- 0 VAFC Disabled (latch data on PCLK)
- 1 VAFC Enabled (latch data on VCLK)

7 VAFC PCLK ÷ 2

- 0 PCLK output not divided by 2
- 1 PCLK output divided by 2

This setting may be used in high resolution modes (where the pixel clock exceeds the VAFC-specified frequency limit of 37.5 MHz) to reduce the effective data rate.



COLOR KEY REGISTER 0 (XR3A) Read/Write at I/O Address 3D7h Index 3Ah



7-0 Color Compare Data 0

These bits are compared to the least significant 8 bits of the background video stream. If a match occurs on all enabled bits (see Color Compare Mask Register XR3D) and key is enabled (XR06[4]), external the video is sent to the screen. External video is input on the MCD15:0, CASCH# and CASCL# pins (and CA8-9, ACTI. ENABKL, AA9, and OEC# if 24-bit external video input is enabled (XR05[7]=1)). The logical masking and compare operations are described in the functional description.

The color comparison occurs before the RAMDAC. In 4BPP and 8BPP modes using palette LUT data, the LUT index is used in the comparison, not the 18BPP LUT data.

COLOR KEY REGISTER 1 (XR3B)

Read/Write at I/O Address 3D7h Index 3Bh



7-0 Color Compare Data 1

These bits are compared to bits 15:8 of the background video stream. If a match occurs on all enabled bits (see Color Compare Mask Register XR3D) and the key is enabled (XR06[4]), external video is sent to the External video is input on the screen. MCD15:0, CASCH# and CASCL# pins (and CA8-9, ACTI, ENABKL, AA9, and OEC# if 24-bit external video input is enabled (XR05[7]=1)). The logical masking and compare operations are described in the functional description. This register should be masked from participating in the comparison in 4BPP and 8BPP modes. This is accomplished by setting Color Mask Register 1 (XR3E) = 0FFh.



COLOR KEY REGISTER 2 (XR3C) Read/Write at I/O Address 3D7h Index 3Ch



7-0 Color Compare Data 2

These bits are compared to bits 23:16 of the background video stream. If a match occurs on all enabled bits (see Color Compare Mask Register XR3D) and the key is enabled (XR06[4]), external video is sent to the External video is input on the screen. MCD15:0, CASCH# and CASCL# pins (and CA8-9, ACTI, ENABKL, AA9, and OEC# if 24-bit external video input is enabled (XR05[7]=1)). The logical masking and compare operations are described in the functional description. This register should be masked from participating in the comparison in 4BPP, 8BPP and 16BPP modes. It should only be used in 24BPP modes. This is accomplished by setting Color Mask Register 2 (XR3F) = 0FFh.

COLORKEY MASK REGISTER 0 (XR3D)

Read/Write at I/O Address 3D7h Index 3Dh



7-0 Color Compare Mask 0

This register is used to select which bits of the background video data stream are used in the comparison with the Color Compare Data 23:0. This register controls bits 7:0.

- 0 Data does participate in compare operation
- 1 Data does not participate in compare operation (masked)



COLOR KEY MASK REGISTER 1 (XR3E) Read/Write at I/O Address 3D7h Index 3Eh



7-0 Color Compare Mask 1

This register is used to select which bits of the background video data stream are used in the comparison with the Color Compare Data 23:0. This register controls bits 7:0.

- 0 Data does participate in compare operation
- 1 Data does not participate in compare operation (masked)

COLOR KEY MASK REGISTER 2 (XR3F) Read/Write at I/O Address 3D7h Index 3Fh



7-0 Color Compare Mask 2

This register is used to select which bits of the background video data stream are used in the comparison with the Color Compare Data 23:0. This register controls bits 7:0.

- 0 Data does participate in compare operation
- 1 Data does not participate in compare operation (masked)





BitBLT CONFIG REGISTER (XR40)

Read/Write at I/O Address 3D7h Index 40h



1–0 BitBLT Draw Mode

The 65548 supports two color depths in its drawing engine:

- 00 Reserved
- 01 8BPP
- 10 16BPP
- 11 Reserved
- Note: 24BPP is handled in 8BPP mode. There is no nibble mode access for 4BPP modes.

7-2 Reserved (0)

SOFTWARE FLAGS REGISTER 2 (XR44) Read/Write at I/O Address 3D7h Index 44h



This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software. For reference, the functions of the bits of this register are currently defined as follows:

3-0 Set Panel Type (40K BIOS Only)

- 00 Panel #1
- 01 Panel #2
- 02 Panel #3
- 03 Panel #4
- 04 Panel #5
- 05 Panel #6
- 06 Panel #7 07 Panel #8
- 08-0F Reserved

4 **Optimal Compensation Enable**

- 0 Disable optimal compensation
- 1 Enable optimal compensation

7-5 Reserved (0)

See also XR0F, XR2B, XR45 for definition of other software flags registers.

SOFTWARE FLAGS REGISTER 3 (XR45)

Read/Write at I/O Address 3D7h





This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software. For reference, the functions of the bits of this register are currently defined as follows:

7-0 Flags (Reserved)

See also XR0F, XR2B, XR44 for definition of other software flags registers.



PANEL FORMAT REGISTER 2 (XR4F) Read/Write at I/O Address 3D7h Index 4Fh



This register is used only in flat panel mode.

2-0 Bits Per Pixel Selection

The value in this field, along with the dither and FRC settings, determines gray / color levels produced:

		<u>No FRC</u>									
	# of msbs Used to Generate	Gray / Color Levels	Gray / Color Levels								
	Gray / Color	Dithoring	With								
001	<u>Leveis</u> 1	$\frac{Dimening}{\gamma}$	<u>Dimening</u> 5								
010	$\frac{1}{2}$	$\frac{2}{4}$	13								
011	3	8	29								
100	4	16	61								
101	5	32	125								
110	6	64	253								
111	8	256	n/a								
	2-	Frame FRC									
	(Color TFT or Monochrome Panels)										
	# of msbs	Gray /	Gray /								
	Used	Color	Color								
	to Generate	Levels	Levels								
	Gray / Color	without	with								
010	Levels	<u>Dithering</u>	<u>Dithering</u>								
010	1	3	9								
011	2	5	25								
100	3	15	5/								
101	4	31	121								
		-Frame FRC									
	(Color or Mo	nochrome S	IN Panels)								
	# of msbs	Gray /	Gray /								
	Used	Color	Color								
	to Generate	Levels	Levels								
	Gray / Color	without	with								
001	Levels	Dithering	Dithering								
001	1	<u>∠</u> 4	5 12								
010	$\frac{2}{3}$	4 Q	15								
100	5 1	0 16	29 61								
100	4	10	01								

The setting programmed into this field determines how many most-significant color-bits / pixel are used to generate flat panel video data. In general, 8 bits of monochrome data or 8 bits/color of RGB color data enter the flat panel logic for every dot clock. Not all of these bits, however, are used to generate output colors / gray scales, depending on the type of panel used, graphics / text mode, and the gray-scaling algorithm chosen (the actual number of bits used is indicated in the table above). If the VGA palette is used then a maximum of 6 bits/pixel (bits 7-2) (setting '110') should be used. If the VGA palette is bypassed then a maximum of 8 bits/pixel (bits 7-0) (setting '111) may be used. With 2-frame and 16-frame FRC, settings not listed in the tables above are undefined. Also note that settings which achieve higher gray / color levels may not necessarily produce acceptable display quality on some (or any) currently available panels. This document contains recommended settings for various popular panels that CHIPS has found to produce acceptable results with those panels. Customers may modify these settings to achieve a better match with their requirements.

3 Reserved (R/W)

4 Simple Composite Sync

This bit affects the HSync pin only (pin 65) and is effective only when XR72[0]=0.

- 0 Output CRT HSync on pin 65
- 1 Output CRT HSync OR-ed with CRT VSync on pin 65

5 CRT Blank Delay

This bit affects pin 98 only (CRT BLANK)

- 0 Align BLANK output timing with other video port output signals
- 1 Align BLANK output timing with analog RGB outputs

6 M Pin Select

- 0 M signal goes to the M pin (default on reset)
- 1 FP Display Enable (FP Blank#) signal goes to the M pin. Polarity is controlled by XR54[0].
- 7 LP Pin Select
 - 0 FP HSync (LP) signal goes to the LP pin. Polarity is controlled by XR54[6] (default on reset).
 - 1 FP Display Enable (FP Blank#) signal goes to the LP pin. Polarity is controlled by XR54[0].



PANEL FORMAT REGISTER 1 (XR50) Read/Write at I/O Address 3D7h Index 50h



This register is used only in flat panel mode.

1-0 Frame Rate Control (FRC)

FRC is gray scale simulation on a frame-byframe basis to generate shades of gray or color on panels that do not support generation of gray / color levels internally.

- 00 <u>No FRC</u>. This setting may be used with all panels, especially for panels which can generate shades of gray / color internally.
- 01 <u>16-frame FRC</u>. This setting may be used for <u>Color STN</u> or <u>Monochrome</u> panels. One to four bits/pixel output to the panel are possible and therefore this setting is used only with panels which do not support internal gray scaling. This setting is used to simulate 16 gray / color levels per pixel. The bits per pixel are specified by XR4F[2-0]; valid values are 001, 010, 011, and 100.
- 10 <u>2-frame FRC</u>. This setting may be used for <u>Color TFT</u> or <u>Monochrome</u> panels. One to four bits/pixel output to the panel are possible and therefore this setting can also be used with panels that support internal gray scaling. Number of input bits used (specified in XR4F[2-0]) are one more than the number of output bits. Therefore, valid values for XR4F[2-0] are 010, 011, 100, and 101.
- 11 <u>Reserved</u>

3-2 Dither Enable

- 00 Disabledithering
- 01 Enable dithering for 256-color modes (AR10 bit-6 = 1 or XR28 bit 4 = 1)
- 10 Énable dithering for all modes
- 11 Reserved

6-4 Clock Divide(CD)

These bits specify the frequency ratio between the dot clock and the flat panel shift clock (SHFCLK) signal.

- 000 Shift Clock Freq = Dot Clock Freq. This setting is used to output 1 pixel per shift clock with a maximum of 8 bpp (bits/pixel) for single drive monochrome panels. For double drive color panels, this setting is used to output 2 2/3 4-bit pack pixels. FRC and dithering may be enabled.
- 001 Shift Clk Freq = 1/2 Dot Clock Freq. This setting is used to output 2 pixels per shift clock with a maximum of 8 bits/pixel for single drive monochrome panels and 4 bpp for single drive color panels. For double drive color panels, this setting is used to output 5-1/3 4bit pack pixels. FRC and dithering can be enabled.
- 010 Shift Clk Freq = 1/4 Dot Clock Freq. This setting is used to output 4 pixels per shift clock with a maximum of 4 bpp for single drive mono panels and 2 bits/pixel for single drive color panels. For single drive color panels this setting is used to output 5-1/3 4bit pack pixels. For double drive monochrome panels, this setting is used to output 8 pixels per shift clock with 1 bit/pixel. FRC and dithering can be enabled.
- 011 Shift Clk Freq = 1/8 Dot Clock Freq. This setting is used to output 8 pixels per shift clock with a maximum of 2 bpp for single drive mono panels and 1 bit/pixel for single drive color panels. For double drive mono panels, this setting is also used to output 16 pixels per shift clock with 1 bit/pixel. FRC and dithering can be enabled.
- 100 Shift Clk Freq = 1/16 Dot Clock Freq. This setting is used to output 16 pixels per shift clock with maximum of 1 bit/pixel for single drive monochrome panels. Dithering can also be enabled.

7 TFT Panel Data Width

This bit is effective only when TFT (active matrix) panels are used (XR50 bits 1-0=10).

- 0 16-bit color TFT interface (565 RGB)
- 1 24-bit color TFT interface (888 RGB)



DISPLAY TYPE REGISTER (XR51) Read/Write at I/O Address 3D7h Index 51h



1-0 Panel Type (PT)

These bits are effective for flat panel only.

- 00 Single Panel Single Drive (SS)
- 01 Reserved
- 10 Reserved
- 11 Dual Panel Double Drive (DD)

2 Display Type (DT)

This bit is effective for CRT and flat panel. This bit also controls the BLANK# output.

- 0 CRT display (default on reset) BLANK# outputs CRT Blank
- 1 FP (Flat Panel) display BLANK# outputs FP Blank

Note: There is no pin dedicated to output of BLANK#. Therefore this bit is ignored if BLANK# is not selected to be output on either the M or LP output pins.

3 Shift Clock Divide

This bit is effective for flat panel only.

- 0 Shift Clock to Dot Clock relationship expressed by XR50[6-4].
- 1 In this mode, the Shift Clock is further divided by 2 and different video data is valid on the rising and falling edges of Shift Clock.

4 Reserved (R/W)

5 Shift Clock Mask (SM)

This bit is effective for flat panel only.

- 0 Allow shift clock output to toggle outside the display enable interval
- 1 Force the shift clock output low outside the display enable interval

6 Enable FP Compensation (EFCP)

This bit is effective for flat panel only. It enables flat panel horizontal and vertical compensation depending on panel size, current display mode, and contents of the compensation registers.

- 0 Disable FP compensation
- 1 Enable FP compensation

7 LP During Vertical Blank

This bit should be set only for SS panels which require FP HSync (LP) to be active during vertical blank time when XR54 bit-1 = 0 (e.g., Plasma / EL panels). This bit should be reset when using non-SS panels or when XR54 bit-1 = 1.

- 0 FP HSync (LP) is generated from internal FP Blank inactive edge
- 1 FP HSync (LP) is generated from internal FP <u>Horizontal</u> Blank inactive edge



POWER DOWN CONTROL REGISTER (XR52)

Read/Write at I/O Address 3D7h Index 52h



2-0 FP Normal Refresh Count

These bits specify the number of memory refresh cycles to be performed per scanline. A minimum value of 1 should be programmed in this register.

3 Panel Off Mode

This bit provides a software alternative to enter Panel Off mode. Note that Panel Off mode will be effective in both CRT and flat panel modes of operation.

- 0 Normal mode (default on reset)
- 1 Panel Off mode

In Panel Off mode, the CRT / FP display memory interface is inactive but CPU interface and display memory refresh are still active. The internal RAMDAC is also inactive.

4 Software Standby Mode

This bit provides an alternative way to enter the Standby mode. When this bit is set, the chip enters Standby mode. To exit Standby mode, when this bit is set, the STNDBY# pin must be asserted and then reasserted. This bit will also be reset when the STNDBY# pin goes active (low).

- 0 Normal Mode (default on reset)
- 1 Standby Mode

5 Standby and Panel Off Control

This bit is effective in Flat Panel Mode during Standby and Panel Off modes (XR52[3] = 1 or (XR52[4] = 1 or STNDBY#, pin 178 is active (low)).

- 0 Video data and/or flat panel control signals are driven inactive (default on reset).
- 1 Video data and flat panel control signals pins are tri-stated with a weak internal pull-down.

Note: <u>XR61</u> bit-7 controls the inactive level for video data in <u>text</u> mode; <u>XR63</u> bit-7 controls the inactive level for video data in <u>graphics</u> mode:

- 0 = low when inactive
- 1 =high when inactive

Note: This bit does not affect the HSYNC and VSYNC pins. In Standby and Panel Off modes, HSYNC and VSYNC will be driven low.

6 Standby Refresh Control

This bit is effective only in Standby mode (STNDBY# pin low). Standby mode is effective for both CRT and flat panel modes. In Standby mode, CPU interface to display memory and internal registers is inactive. The CRT / FP display memory interface, video data and timing signals, and internal RAMDAC are inactive (all CRT and flat panel video control and data pins are 3stated). Display memory refresh is controlled by this bit.

- 0 Self-Refresh DRAM support.
- 1 Display memory refresh frequency is derived from the 32KHz input or RCLK (14.31818MHz Reference Clock) divided per the value in XR5F.

7 CRT Mode Control

This bit is effective in CRT mode only (nonsimultaneous CRT and flat panel) (XR51 bit-2 = 0).

- 0 Video data and flat panel control signals are 3-stated with weak internal pull-down (default on reset).
- 1 Video data and flat panel control signals are inactive.



PANEL FORMAT REGISTER 3 (XR53) Read/Write at I/O Address 3D7h Index 53h



0 Disable AR10 Bit-2

- 0 Use AR10 bit-2 for Line Graphics control (default on Reset).
- 1 Use XR53 bit-1 instead of AR10 bit-2 for Line Graphics control

1 AlternateLineGraphicsCharacterControl

This bit is effective only if bit-0 = 1.

- 0 Ninth pixel of line graphics character is set to the <u>background color</u>
- 1 Ninth pixel of line graphics character is identical to the <u>eighth pixel</u>
- 2 FRC Option 1 (always program to 1)
- **3 FRC Option 2** (always program to 1)

5-4 Color STN Pixel Packing

This field determines the type of pixel packing (the RGB pixel output sequence) for color STN panels. These bits should be programmed only when color STN panels are used. These bits must be programmed to 00 for monochrome panels or color TFT panels.

- 00 <u>3-bit Pack</u>. XR50 bits 6-4 can be 000, 001, or 010.
- 01 <u>4-bit Pack</u>. For SS Color STN panels, XR50 bits 6-4 can be 000, 001, or 010. For DD panels, XR50 bits 6-4 may be set to 000 or 001.
- 10 <u>Reserved</u>
- 11 <u>Extended 4-bit Pack</u>. XR50 bits 6-4 must be programmed to 001. This setting may be used for 8-bit interface Color STN SS panels only.

6 FRC Option 3

This bit affects 2-frame FRC only

- 0 FRC data changes every frame
- 1 FRC data changes every other frame

7 16-bit Color STN-DD SHFCLK Timing

This bit is effective only for 16-bit Color STN-DD when frame acceleration is enabled or 8-bit Color STN-DD when frame acceleration is disabled.

- 0 Normal data setup time with respect to SHFCLK falling edge. Maximum SHFCLK frequency is DCLK/2 (1:1 duty cycle). Compatible with the 65545.
- 1 Extended data setup time with respect to SHFCLK falling edge. Setup time is increased by approximately 1/2 of a dot clock cycle by extending the SHFCLK high time by 1/2 of a dot clock cycle. Maximum SHFCLK frequency is DCLK/2.5 (1.5:1 duty cycle).

DCLK	
0: SHFCLK	1 1 2 1 1 2 $ Hax Frequency = DCLK / 2$
1: SHFCLK	1.5 1 1.5 1 1.5 1.5 $ Hax Frequency = DCLK / 2.5$



PANEL INTERFACE REGISTER (XR54) Read/Write at I/O Address 3D7h Index 54h



This register is used only in flat panel modes.

0 FP Blank Polarity

This bit controls the polarity of the BLANK# pin in flat panel mode. In CRT mode, XR28 bit-0 controls polarity of the BLANK# pin.

- 0 Positive polarity
- 1 Negativepolarity

1 FP Blank Select

This bit controls the BLANK# pin output in flat panel mode. In CRT mode, XR28 bit-1 controls the BLANK# output. This bit also affects operation of the flat panel video logic, generation of the FP HSync (LP) pulse signals, and masking of the Shift Clock.

- 0 The BLANK# pin outputs <u>both FP</u> <u>Vertical and Horizontal Blank</u>. In 480-line DD panels, this option will generate exactly 240 FP HSync (LP) pulses.
- 1 The BLANK# pin outputs <u>only FP</u> <u>Horizontal Blank</u>. During FP Vertical Blank, the flat panel video logic will be active, the FP HSync (LP) pulse will be generated, and Shift Clock can not be masked. Note however that Shift Clock can still be masked during FP Horizontal Blank.

Note: The signal polarity selected by bit-0 is applicable for either selection.

3-2 FP Clock Select Bits 1-0

Select flat panel dot clock source. These bits are used instead of Miscellaneous Output Register (MSR) bits 3-2 in flat panel mode. See description of MSR bits 3-2.

5-4 FP Feature Control Bits 1-0

Select flat panel dot clock source. These bits are used instead of Feature Control Register (FCR) bits 1-0 in flat panel mode. See description of FCR bits 1-0.

6 FP HSync (LP) Polarity

This bit controls the polarity of the flat panel HSync (LP) pin.

- 0 Positive polarity
- 1 Negativepolarity

7 FP VSync (FLM) Polarity

This bit controls the polarity of the flat panel VSync (FLM) pin.

- 0 Positive polarity
- 1 Negativepolarity



HORIZONTAL COMPENSATION REGISTER (XR55)

Read/Write at I/O Address 3D7h Index 55h



This register is used only in flat panel modes when flat panel compensation is enabled (XR51 bit-6 = 1).

0 Enable Horizontal Compensation(EHCP)

- 0 Disablehorizontal compensation
- 1 Enablehorizontal compensation
- 1 Enable Automatic Horizontal Centering (EAHC) (effective only if bit-0 is 1)
 - 0 Enable non-automatic horizontal centering. The Horizontal Centering Register is used to specify the left border. If no centering is desired then the Horizontal Centering Register can be programmed to 0.
 - 1 Enable automatic horizontal centering. Horizontal left and right borders will be computed automatically.
- 2 EnableTextModeHorizontalCompression (ETHC) (this bit is effective only if bit-0 is 1 in flat panel <u>text</u> mode). Setting this bit will turn on text mode horizontal compression regardless of horizontal display width or horizontal panel size.
 - 0 Text mode horizontal compression off
 - 1 Text mode horizontal compression on. 8-dot text mode is forced when 9-dot text mode is specified.

Note: This bit affects the horizontal pixel panning logic. When text mode horizontal compression is active, programming 9-bit panning will result in 8-bit panning.

4-3 Text Mode Horizontal Stretching

This register is effective for text modes when bit-2 is reset and bit-0 is set. These bits specify text mode horizontal stretching:

	VGA	VGA
	<u>8-dot text</u>	<u>9-dot text</u>
00	8-dot text	9-dot text
01	9-dot text	9-dot text
10	10-dot text	10-dot text
	10 abt tont	10 dot tont

- 11 Reserved Reserved
- 5 Enable Automatic Horizontal Doubling (EAHD)(this bit is effective if bit-0 is 1)
 - 0 Disable Automatic Horizontal Doubling. Horizontal doubling will only be performed for flat panels when SR01 bit-3 = 1 in any emulation mode or when 3B8/3D8 bit-0 & 3B8/3D8 bit-4 = 0 in CGA emulation.
 - Enable Automatic Horizontal Doubling. Horizontal doubling will be performed for flat panels when SR01 bit-3 = 1 in any emulation mode or when 3B8/3D8 bit-0 & 3B8/3D8 bit-4 = 0 in CGA emulation or when the Horizontal Display width (CR01) is equal to or less than half of the Horizontal Panel Size (XR18).

6 Alternate CRT HSync Polarity

- 0 Positive
- 1 Negative

7 Alternate CRT VSync Polarity

- 0 Positive
- 1 Negative

Note: bits 6 and 7 above are used in flat panel mode (XR51 bit-2 = 1) instead of MSR bits 6 and 7). This is primarily used for simultaneous CRT / Flat Panel display.



HORIZONTALCENTERINGREGISTER(XR56) Read/Write at I/O Address 3D7h

Read/Write at I/O Address 3D7h Index 56h

D	7	D	6	D	5	D	4	D3	3]	D2	D	L	D0	I				
															- I	Left	Bord	ler

This register is used only in flat panel modes when non-automatic horizontal centering is enabled.

7-0 Horizontal Left Border (HLB)

Programmed Value (in character clocks) = Width of Left Border - 1



VERTICALCOMPENSATIONREGISTER(XR57)

Read/Write at I/O Address 3D7h Index 57h



This register is used only in flat panel modes when flat panel compensation is enabled.

0 Enable Vertical Compensation (EVCP)

- 0 Disablevertical compensation
- 1 Enablevertical compensation

1 Enable Automatic Vertical Centering (EAVC)

This bit is effective only if bit-0 is 1.

- 0 Enable non-automatic vertical centering. The Vertical Centering Register is used to specify the top border. If no centering is desired then the Vertical Centering Register can be programmed to 0.
- 1 Enable automatic vertical centering. Vertical top and bottom borders will be computed automatically.

2 Enable Text Mode Vertical Stretching (ETVS)

This bit is effective only if bit-0 is 1.

- 0 Disable text mode vertical stretching; graphics mode vertical stretching is used if enabled.
- 1 Enable text mode vertical stretching

4-3 Text Mode Vertical Stretching(TVS1-0)

These bits are effective if bits 2 and 0 are 1.

- 00 Double Scanning (DS) and Line Insertion (LI) with the following priority: DS+LI, DS, LI.
- 01 Double Scanning (DS) and Line Insertion (LI) with the following priority: DS+LI, LI, DS.
- 10 Double Scanning (DS) and TallFont (TF) with the following priority: DS+TF, DS, TF.
- 11 Double Scanning (DS) and TallFont (TF) with the following priority: DS+TF, TF, DS.

5 Enable Vertical Stretching (EVS)

This bit is effective only if bit-0 is 1.

- 0 Disable vertical stretching
- 1 Enable vertical stretching

6 Vertical Stretching (VS)

Vertical Stretching can be enabled in both text and graphics modes. This bit is effective only if bits 5 and 0 are 1.

- 0 Double Scanning (DS) and Line Replication (LR) with the following priority: DS+LR, DS, LR.
- 1 Double Scanning (DS) and Line Replication (LR) with the following priority: DS+LR, LR, DS.

7 Disable Fast Centering

This bit is effective only if XR58[1-0] = 11.

- 0 Enable Fast Centering
- 1 Disable Fast Centering


VERTICAL CENTERING REGISTER (XR58) Read/Write at I/O Address 3D7h

Index 58h



This register is used only in flat panel modes when non-automatic vertical centering is enabled.

7-0 Vertical Top Border LSBs (VTB7-0)

Programmed value:

Top Border Height (in scan lines) -1

This register contains the eight least significant bits of the programmed value of the Vertical Top Border (VTB). The two most significant bits are in the Vertical Line Insertion Register (XR59).

VERTICALLINEINSERTIONREGISTER(XR59)

Read/Write at I/O Address 3D7h Index 59h



This register is used only in flat panel text mode when vertical line insertion is enabled.

3-0 Vertical Line Insertion Height (VLIH3-0)

ProgrammedValue:

Number of Insertion Lines – 1

The value programmed in this register - 1 is the number of lines to be inserted between the rows. Insertion lines are never double scanned even if double scanning is enabled. Insertion lines use the background color.

4 Reserved (R/W)

6-5 Vertical Top Border MSBs (VTB9-8)

This register contains the two most significant bits of the programmed value of the Vertical Top Border (VTB). The eight least significant bits are in the Vertical Centering Register (XR58).

7 Hardware Line Replication

This bit is effective in text mode when Line Replication is selected (XR57[2] = 1). Hardware line replication, when enabled, replicates lines to display a 19-line character from a 16-line font as specified in XR28 bit-7.

- 0 Normal text mode line replication
- 1 Hardware line replication is enabled



VERTICAL LINE REPLICATION REGISTER (XR5A)

Read/Write at I/O Address 3D7h Index 5Ah



This register is used only in flat panel text or graphics modes when vertical line replication is enabled.

3-0 Vertical Line Replication Height (VLRH)

Programmed Value = Number of Lines Between Replicated Lines -1

Double scanned lines are also counted.

In other words, if this field is programmed with '7', every 8th line will be replicated.

7-4 Reserved (R/W)

PANEL POWER SEQUENCING DELAY REGISTER (XR5B)

Read/Write at I/O Address 3D7h Index 5Bh



This register is used only in flat panel modes. The generation of the clock for panel power sequencing logic is controlled by XR33[6]. The delay intervals below assume a 37.5 KHz clock generated by the internal clock synthesizer. If the 32KHz input is used, the delay intervals should be scaled accordingly.

3-0 Power Down Delay

Programmable value of panel powersequencing during power down. This value can be programmed up to 459 milliseconds in increments of 29 milliseconds. A value of 0 is undefined.

7-4 Power Up Delay

Programmable value of panel power sequencing during power up. This value can be programmed up to 54 milliseconds in increments of 3.4 milliseconds. A value of 0 is undefined.



ACTIVITYTIMERCONTROLREGISTER(XR5C)

Read/Write at I/O Address 3D7h Index 5Ch



This register is used to control Activity timer The activity timer is an internal functionality. counter that starts counting from a value programmed into this register (see bits 0-4 below) and is reset back to that count by read or write accesses to graphics memory or I/O. If no accesses occur, the counter counts till the end of its programmed interval and activates either the ENABKL pin or Panel Off mode (as selected by bit-6 below). The timer count does not have to be reloaded once programmed and the timer enabled: any access to the chip with the timer timed out (ENABKL active or Panel Off mode active) will reset the timer and the ENABKL pin deactivated (or Panel Off mode exited, whichever is selected). The activity timer uses the same clock as power sequencing which is controlled by XR33[6]. The delay intervals below assume a 37.5 KHz clock, if an external 32KHz input is used, the delay is scaled accordingly.

4-0 Activity Timer Count

For a 37.5 KHz clock the counter granularity is approximately 28.1 seconds. The minimum programmed value of 0 results in 28.1 second delay and the maximum count of 32 results in a delay of 15 minutes.

5 Reserved (R/W)

6 Activity Timer Action

- 0 When the activity timer count is reached, the ENABKL pin is activated (driven low to turn the backlight off)
- 1 When the activity timer count is reached, Panel Off mode is entered.

7 Enable Activity Timer

- 0 Disable activity timer (default on reset)
- 1 Enableactivitytimer

See also XR5D bit-2.



FP DIAGNOSTIC REGISTER (XR5D) Read/Write at I/O Address 3D7h

Index 5Dh



0 EnablePanel-OffVGAPalettePowerdown

- 0 Disable VGA Palette powerdown in Panel Off Mode (default on reset)
- 1 Enable VGA Palette powerdown in Panel Off mode

1 Enable Panel-Off VGA Palette Access

This bit is effective when bit 0=1 or bit 7=1.

- 0 Disable CPU access to VGA Palette in Panel Off Mode (default on reset)
- 1 Enable CPU access to VGA Palette in Panel Off Mode

2 Enable Activity Timer Test

- 0 Disable Activity Timer test mode (default on reset)
- 1 Enable Activity Timer test mode

3 Force 16-Bit Local Bus

This bit is effective when 32-bit local bus and 16-bit memory interface are used during font load.

- 0 Do not force 16-bit local bus when loading font (default on reset)
- 1 Force 16-bit local bus when loading font

4 Disable Vertical Compensation

- 0 Vertical compensation can be enabled in all cases (default on reset)
- 1 Disable vertical compensation if Vertical Display Enable End equals Vertical Panel Size.

5 18-bit Color TFT Test Mode

- 0 Disable 18-bit color TFT test mode (default on reset)
- 1 Enable 18-bit color TFT test mode

6 PreventHSYNCandVSYNCDeactivation

- 0 Allow HSYNC and VSYNC to be deactivated when XR06[1] = 1 (default on reset)
- 1 Prevents HSYNC and VSYNC from being deactivated when XR06[1] = 1.

7 EnablePalettePowerdowninBypassMode

- 0 Disable VGA palette powerdown when XR06[5]=1
- 1 Enable VGA palette powerdown when XR06[5]=1 and XR06[1]=1



M (ACDCLK) CONTROL REGISTER (XR5E) Read/Write at I/O Address 3D7h

Index 5Eh



This register is used only in flat panel mode.

6-0 M (ACDCLK) Count (ACDCNT)

These bits define the number of HSyncs between adjacent phase changes on the M (ACDCLK) output. These bits are effective only when bit 7 = 0 and the contents of this register are greater than 2.

Programmed Value = Actual Value -2

7 M (ACDCLK) Control

- 0 The M (ACDCLK) phase changes depending on bits 0-6 of this register
- 1 The M (ACDCLK) phase changes every frame if the frame accelerator is not used. If the frame accelerator is used, the M (ACDCLK) phase changes every other frame.

If XR4F bit-6 is programmed to one to enable flat panel DE / BLANK# to be output on the M (ACDCLK) pin, the contents of this register will be ignored.

XRAM AREA POINTER REGISTER (XR5F)

Read/Write at I/O Address 3D7h Index 5Fh



4-0 XRAM Area Pointer

This field points to the area where XRAM Video Cache data is stored. In 512 KByte display memory there are 16 possible areas each of which is 32 KBytes. In 1 MByte display memory there are 16 possible areas each of which is 64 KBytes.

5 DRAM Low-Power Mode Enable

This may be set to reduce DRAM power consumption automatically in modes that have adequate bandwidth. Power reduction is achieved by automatically increasing CAS cycle time from the normal 3 clocks to 5 or more clocks when enough bandwidth is available. This bit can be used together with XRAM Video Cache. This bit is ignored in textmode (either GR06[0]=0 or AR10[0]=0) when XRAM Video Cache is enabled (XR5F[7]=1). This bit is also ignored when in the 'Mode 13' memory organization (CR14[6]=1).

- 0 DRAM Low-Power Mode disabled
- 1 DRAM Low-Power Mode enabled

6 XRAM Dirty Bits Enable

- 0 XRAM dirty bits disabled
- 1 XRAM dirty bits enabled
- 7 XRAM Enable
 - 0 XRAM disabled
 - 1 XRAMenabled



BLINK RATE CONTROL REGISTER (XR60)

Read/Write at I/O Address 3D7h Index 60h



This register is used in all modes.

5-0 Cursor Blink Rate

These bits specify the <u>cursor blink</u> period in terms of number of VSyncs (50% duty cycle). In text mode, the character blink period and duty cycle is controlled by bits 7-6 of this register. These bits default to 000011 (decimal 3) on reset which corresponds to eight VSyncs per cursor blink period per the following formula (four VSyncs on and four VSyncs off):

Programmed Value = (Actual Value) / 2 - 1

Note: In graphics mode, the pixel blink period is fixed at 32 VSyncs per cursor blink period with 50% duty cycle (16 on and 16 off).

7-6 Character Blink Duty Cycle

These bits specify the <u>character blink</u> (also called 'attribute blink') duty cycle in text mode.

CharacterBlin	k
Duty Cycle	
50%	
25%	
50%	(default on Reset)
75%	
	CharacterBlin Duty Cycle 50% 25% 50% 75%

For setting 00, the character blink period is equal to the cursor blink period. For all other settings, the character blink period is twice the cursor blink period (character blink is twice as slow as cursor blink).



SMARTMAPTM CONTROL REGISTER (XR61)

Read/Write at I/O Address 3D7h Index 61h



This register is used in flat panel text mode only.

0 SmartMapTMEnable

- 0 Disable SmartMapTM, use color lookup table and use internal RAMDAC palette if enabled (XR06 bit-2 = 1).
- 1 Enable SmartMap[™], bypass both color lookup table and internal RAMDAC palette in flat panel text mode. Although color lookup table is bypassed, translation of 4 bits/pixel data to 6 bits/pixel data is still performed depending on AR10 bit-1 (monochrome / color display) as follows:

<u>Output</u>	<u>AR10 bit-1 = 0</u>	<u>AR10 bit-1 = 1</u>
Out0	In0	In0
Out1	In1	In1
Out2	In2	In2
Out3	In3	In0+In1+In2+In3
Out4	In3	In3
Out5	In3	In3

Note: This bit does not affect CRT text / graphics mode or flat panel graphics mode; i.e.: the color lookup table is always used, and similarly the internal RAMDAC palette is used if enabled.

4-1 SmartMapTMThreshold

These bits are used only in flat panel text mode when SmartMapTM is enabled (bit-0 = 1). They define the minimum difference between the foreground and background colors. If the difference is less than this threshold, the colors are separated by adding and subtracting the shift values (XR62) to the foreground and background colors. However, if the foreground and background color values are the same, then the color values are not adjusted.

5 SmartMapTMSaturation

This bit is used only in flat panel text mode when SmartMapTM is enabled (bit-0 = 1). It selects the clamping level after the color addition/subtraction.

- 0 The color result is clamped to the maximum and minimum values (0Fh and 00h respectively)
- 1 The color result is computed modulo 16 (no clamping)

6 Text Enhancement

This bit is used only in flat panel text mode.

- 0 Normal text
- 1 Text attribute 07h and 0Fh are reversed to maximize the brightness of the normal DOS prompt
- Note: This bit should be set to 0 if XR63[6] is set to 1. Conversely, if this bit is set to 1, XR63[6] should be set to 0.

7 Text Video Output Polarity (TVP)

This bit is effective for flat panel text mode only.

- 0 Normal polarity
- 1 Inverted polarity

Note: Graphics video output polarity is controlled by XR63 bit-7 (GVP).



SMARTMAPTM SHIFT PARAMETER REGISTER (XR62)

Read/Write at I/O Address 3D7h Index 62h



This register is used in flat panel text mode when SmartMapTM is enabled (XR61 bit-0 = 1).

3-0 Foreground Shift

These bits define the number of levels that the foreground color is shifted when the foreground and background colors are closer than the SmartMapTM Threshold (XR61 bits 1-4). If the foreground color is "greater" than the background color, then this field is added to the foreground color. If the foreground color is "smaller" than the background color, then this field is subtracted from the foreground color.

7-4 Background Shift

These bits define the number of levels that the background color is shifted when the foreground and background colors are closer than the SmartMapTM Threshold (XR61 bits 1-4). If the background color is "greater" than the foreground color, then this field is added to the background color. If the background color is "smaller" than the foreground color, then this field is subtracted from the background color.

SMARTMAPTM COLOR MAPPING CONTROL REGISTER (XR63)

Read/Write at I/O Address 3D7h Index 63h



5-0 Color Threshold

These bits are effective for monochrome (XR51 bit-5 = 1) single/double drive flat panel with 1 bit/pixel (XR50 bits 4-5 = 11) without FRC (XR50 bits 0-1 = 11). They specify the color threshold used to reduce 6-bit video to 1-bit video color. Color values equal to or greater than the threshold are mapped to 1 and color values less than the threshold are mapped to 0.

6 New Text Enhancement

If set this bit enables new text enhancement that does not affect the CRT display. If this bit is set to 1, the old text enhancement bit (XR61[6]) must be set to 0. Conversely, if XR61[6] is 1 then this bit should be set to 0. Reset defaults this bit to 1.

7 Graphics Video Output Polarity (GVP)

This bit is effective for CRT and flat panel graphics mode only.

- 0 Normal polarity
- 1 Inverted polarity

Note: Text video output polarity is controlled by XR61 bit-7 (TVP).



FP ALTERNATE VERTICAL TOTAL REGISTER (XR64)

Read/Write at I/O Address 3D7h Index 64h



This register is used in all flat panel modes.

7-0 FP Alternate Vertical Total

The contents of this register are 8 low order bits of a 10-bit value. Bits 9 and 10 are defined in XR65. The vertical total value specifies the total number of scan lines per frame. Similar to CR06.

Programmed Value = Actual Value - 2

FP ALTERNATE OVERFLOW REGISTER (XR65)

Read/Write at I/O Address 3D7h Index 65h



This register is used in all flat panel modes.

- 0 FP Alternate Vertical Total Bit-8
- 1 FP Vertical Panel Size Bit-8
- 2 FP Alternate Vertical Sync Start Bit-8
- 3 Reserved (R/W)
- 4 Reserved (R/W)
- 5 FP Alternate Vertical Total Bit-9
- 6 FP Vertical Panel Size Bit-9
- 7 FP Alternate Vertical Sync Start Bit-9



FP ALTERNATE VERTICAL SYNC START REGISTER (XR66)

Read/Write at I/O Address 3D7h Index 66h



This register is used in all flat panel modes.

7-0 FP Alternate Vertical Sync Start

The contents of this register are the 8 low order bits of a 10-bit value. Bits 9 and 10 are defined in XR65. This value defines the scan line position at which vertical sync becomes active. Similar to CR10.

Programmed Value = Actual Value - 1

FP ALTERNATE VERTICAL SYNC END REGISTER (XR67)

Read/Write at I/O Address 3D7h Index 67h



This register is used in all flat panel modes.

3-0 FP Alternate Vertical Sync End

The lower 4 bits of the scan line count that defines the end of vertical sync. Similar to CR11. If the vertical sync width desired is N lines, the programmed value is:

(contents of XR66 + N) ANDed with 0FH

7-4 Reserved (R/W)



VERTICAL PANEL SIZE REGISTER (XR68)

Read/Write at I/O Address 3B7h/3D7h Index 68h



This register is used in all flat panel modes.

7-0 Vertical Panel Size

The contents of this register define the number of scan lines per frame.

Programmed Value = Actual Value - 1

Panel size bits 8-9 are defined in overflow register XR65.

PROGRAMMABLEOUTPUTDRIVEREGISTER (XR6C)

Read/Write at I/O Address 3B7h/3D7h Index 6Ch



This register is used to control the output drive of the bus, video, and memory interface pins.

0 Reserved (R/W)

1 CFG8/LV# - Internal Logic Vcc Selection

This bit determines pad input threshold. On the trailing edge of reset, this bit will latch the state of AA8 pin (CFG8).

- 0 Vcc for internal logic (IVCC) is 3.3V
- 1 Vcc for internal logic (IVCC) is 5V (Default)

2 Flat Panel Interface Output Drive Select

- 0 Lower drive (Default)
- 1 Higher drive (Required when DVCC=3.3V)

3 Bus Interface Output Drive Select

- 0 Higher drive (Default) (Required when BVCC=3.3V)
- 1 Lower drive

4 MemoryInterfaceA&BOutputDriveSelect

This bit affects memory interface groups A & B control pins: RASB#, CASBH#, CASBL#, WEB#, OEB#, MAD[15:0] and MBD[15:0].

- 0 Lower drive (Default)
- 1 Higher drive (Required when MVCCA/MVCCB=3.3V)

5 Memory Interface C Output Drive Select

This bit affects memory interface group C control pins: RASC#, CASCH#, CASCL#, WEC#, OEC#, and MCD15:0.

- 0 Lower drive (Default)
- 1 Higher drive (Required when MVCCC=3.3V)
- 7-6 Reserved (R/W)





POLYNOMIAL FRC CONTROL REGISTER (XR6E)

Read/Write at I/O Address 3D7h Index 6Eh



This register is effective in flat panel mode when polynomial FRC is enabled (see XR50 bits 0-1). It is used to control the FRC polynomial counters. The values in the counters determine the offset in rows and columns of the FRC count. These values are usually determined by trial and error.

3-0 Polynomial 'N' value

7-4 Polynomial 'M' value



FRAMEBUFFERCONTROLREGISTER(XR6F)

Read/Write at I/O Address 3D7h Index 6Fh



This register is effective in flat panel mode only.

0 Frame Buffer Enable

This bit is used to enable frame buffer operation (external or embedded). Frame buffering is required for DD panel operation. For SS panel operation (LCD, Plasma or EL), frame buffering is not required so this bit should be set to 0.

- 0 Disable frame buffer (default)
- 1 Enable frame buffer

Since the 65548 has the ability to embed frame buffer data in display memory, enabling frame buffering does not mean that an external DRAM frame buffer chip is required (see bit-7 of this register to set the frame buffer method).

1 Frame Accelerator Enable

Frame acceleration may be used for panels with vertical refresh rate specifications above 110 Hz to reduce the dot clock rate. For panels with vertical refresh rate specifications below 110 Hz, Frame Acceleration will violate panel specifications and should not be used.

This bit should be programmed to 0 when the Frame Buffer is disabled (bit-0 of this register set to 0) or for non-DD panels. If this bit is set to 1, bit-0 of this register must be set to 1 and a DD panel must be used (XR51[1-0], Panel Type, must be set to 11).

- 0 Disable frame accelerator (default)
- 1 Enableframeaccelerator

2 External Frame Buffer Size Select

- 0 64Kx16 DRAM
- 1 256Kx16 DRAM

This change eliminates the Asymmetric DRAM option from DRAM C.

3 External Frame Buffer RAS Precharge

- 0 3-clock RAS precharge
- 1 4-clock RAS precharge

5-4 External Frame Buffer Refresh Count

- 00 1 refresh cycles per scan line
- 01 3 refresh cycles per scan line
- 10 5 refresh cycles per scan line
- 11 7 refresh cycles per scan line

6 Frame Buffer Lines/Page

- 0 1 line per DRAM page
- 1 2 lines per DRAM page

This bit is effective only if bit 7=1.

7 Frame Buffer Method

- 0 <u>Embedded</u> Frame Buffer. Frame buffer data is stored in display memory (DRAM A or DRAMs A & B depending on the setting of XR04 bits 0-1)
- 1 <u>External</u> Frame Buffer. DRAM "C" is used exclusively for frame buffer data.

Note: This bit can be set to 1 only when XR04[1-0] (Memory Configuration) is set to either 00 (Display Memory in DRAMs A & B) or 01 (Display Memory in DRAM A).



SETUP/DISABLECONTROLREGISTER(XR70)

Read/Write at I/O Address 3D7h Index 70h



6-0 Reserved (0)

7 3C3 Register Disable

- 0 In local bus configuration, port 3C3h works as defined to provide control of VGA disable.
- 1 In local bus configuration, writes to I/O port 3C3 have no effect.

Note: Writes to 3C3 are only effective in local bus configurations. In PCI bus configuration this register has no effect; the chip comes up disabled except for the PCI configuration registers and the PCI configuration registers control VGA access.

<u>Reads</u> from port 3C3 has <u>no effect</u> independent of the programming of this register (3C3 is <u>write-only</u> registers).

This register is cleared by RESET.



EXTERNAL DEVICE I/O REGISTER (XR72) Read/Write at I/O Address 3D7h

Index 72h



0 HSync/VSync Pin Control

This bit is effective for pin 65 when XR73[1]=0 and for pin 64 when XR73[3]=0:

0 Pin 64 = CRT VSync if XR4F[4]=0 Pin 65 = CRT HSync if XR4F[4]=0 Pin 64 = VSync Interval if XR4F[4]=1 Pin 65 = Comp Sync if XR4F[4]=1
1 Pin 64 = VSync Interval Pin 65 = Composite Sync (CSYNC)

1 ENAVEE Pin Control

- 0 Pin 61 is used as Enable VEE (ENAVEE) output
- 1 Pin 61 is used as Enable Backlight (ENABKL) output

2 GPIO0 (ACTI) Data

This bit always reads back the state of the ACTI pin (pin 53). When ACTI is configured as general purpose output (XR72[4-3]=11) this bit determines the data output on ACTI pin.

4-3 GPIO0 (ACTI) Pin Control

This bit is effective only when the internal clock synthesizer is enabled and pin 53 is not used as A26.

- 00 Pin 53 is ACTI output
- 01 Pin 53 is Composite Sync output (new)
- 10 Pin 53 is General Purpose Input 0
- 11 Pin 53 is General Purpose <u>Output</u> 0

5 GPIO1 (ENABKL) Data

This bit always reads back the status of the ENABKL pin (pin 54). When ENABKL is configured as general purpose output (XR72[7-6]=11), this bit determines the data output on the ENABKL pin.

7-6 GPIO1 (ENABKL) Pin Control

This bit is effective only when the internal clock synthesizer is enabled and pin 54 is not used as A27.

- 00 Pin 54 = ENABKL output
- 01 Pin 54 = Composite Sync output
- 10 Pin 54 = General Purpose <u>Input</u> 1
- 11 Pin 54 = General Purpose $\underline{Output} 1$

See also XR5C "Activity Timer Control Register". The activity timer may be used to activate ENABKL or to evoke Panel Off mode after a specified time interval.



DPMS CONTROL REGISTER (XR73) Read/Write at I/O Address 3D7h

Index 73h



This register is provided to allow the controller to independently shut down either or both of the HSYNC and VSYNC outputs. This capability allows the controller to signal a CRT monitor to enter power-saving states per the VESA DPMS (Display Power Management Signaling) Standard. The DPMS states are:

<u>H</u>	V	Power Management State
Active	Active	NormalOperation
Inactive	Active	Standby (Quick Recovery) Opt
Active	Inactive	Suspend (Max Power Savings)
Inactive	Inactive	Off (Auto-recovery is optional)

0 HSYNC Powerdown Data

If bit-1 of this register = 1 and bit-5 of this register = 0, the state of this bit is output on HSYNC (pin 65).

1 HSYNC Select

0 CRT HSYNC is output on pin 65

1 XR73[0] controls the output on pin 65

2 VSYNC Powerdown Data

If bit-3 of this register = 1 and bit-6 of this register = 0, the state of this bit is output on VSYNC (pin 64).

3 VSYNC Select

Determines whether bit-2 of this register or internal CRTC vertical sync information is output on VSYNC (pin 64).

- 0 CRTC VSYNC is output
- 1 XR73[2] is output

4 HSYNC and VSYNC Powerdown State

- 0 HSYNC and VSYNC are tri-stated with a weak internal pull-down during Standby and Panel Off modes.
- 1 HSYNC and VSYNC are driven during Standby and Panel Off mode. This requires HSYNC and VSYNC to be programmed to either DPMS Standby or DPMS Suspend mode before the chip is placed into Standby or Panel Off mode.

5 HSYNC Powerdown Control

This bit controls the output on pin 65 when bit-1 of this register is set to 1.

- 0 XR73[0] is output on pin 65
- 1 Internal power sequencing clock is output on pin 65

5 VSYNC Powerdown Control

This bit controls the output on pin 64 when bit-3 of this register is set to 1.

- 0 XR73[2] is output on pin 64
- 1 Internal power sequencing clock is output on pin 64
- 7 Reserved (R/W)



CONFIGURATION REGISTER 2 (XR74)

Read/Write at I/O Address 3D7h Index 7Eh



1-0 Reserved (0)

7-2 CFG15-10 (latched from MAD7-2 on reset)

(Note CFG15-12 are reserved by software for input of panel ID). Internal weak pullups are activated when reset is active, so these bits will be latched as 1 where no external pull-down resistor is present on the corresponding pin.

XRAMCONTROLREGISTER(XR7C)

Read/Write at I/O Address 3D7h Index 7Fh



0 XRAM Control - SR Writes

- 0 Do not dirty XRAM bits for SR writes
- 1 Dirty all XRAM bits for any SR write

1 XRAM Control - GR Writes

- 0 Do not dirty XRAM bits for GR writes
- 1 Dirty all XRAM bits for any GR write

2 XRAM Control - CR Writes

0 Do not dirty XRAM bits for CR writes

1 Dirty all XRAM bits for any CR write

3 XRAM Control - AR Writes

0 Do not dirty XRAM bits for AR writes

1 Dirty all XRAM bits for any AR write

4 XRAM Control - XR Writes

0 Do not dirty XRAM bits for XR writes

1 Dirty all XRAM bits for any XR write

5 XRAM Control - Display Memory

- 0 XRAM bits generated normally for top 25% of the display memory address space
- 1 Keep all XRAM bits dirty for top 25% of display memory address space

7-6 Reserved (R/W)



DIAGNOSTIC REGISTER (XR7D)

Read/Only at I/O Address 3D7h Index 72h



6-0 Reserved (R/W)

7 BitBLT Disable

- 0 BitBLTenabled
- 1 BitBLTdisabled

CGA COLOR SELECT / H PULSE WIDTH REGISTER (XR7E) Read/Write at I/O Address 3D7h Index 7Eh



- 5-0 See Register 3D9
- **7-6** Reserved (0)

or

4-0 Horizontal Pulse Width

Pulse width for composite sync generation: Programmed Value = Actual Value – 1

5 Horizontal Pulse Width Roundoff Control

Used for composite sync generation to generate a horizontal equalization pulse width which is approximately half of the

horizontal sync width. The actual width of the horizontal equalization pulse is:

 $((XR7E[4-0] - XR7E[5]) \div 2) + 1$

7-6 Reserved (0)

DIAGNOSTIC REGISTER (XR7F)

Read/Write at I/O Address 3D7h Index 7Fh



0 3-State Control Bit0

- 0 Normal outputs (default on reset)
- 1 3-state system bus and display output pins: HSYNC, VSYNC, FLM, LP, M, SHFCLK, P0-15, LDEV#, and LRDY#.

1 **3-State Control Bit 1**

- 0 Normal outputs (default on reset)
- 1 3-state memory output pins: RASA#, RASB#, RASC#, CASAL#, CASAH#, CASBL#, CASBH#, CASCL#, CASCH#, WEA#, WEB#, WEC#, OEAB#, OEC#, AA0-9, and CA0-9.

5-2 Test Function

These bits are used for internal testing of the chip when bit-6 = 1.

6 Test Function Enable

This bit enables bits 5-2 for internal testing.

- 0 Disable test function bits (default)
- 1 Enable test function bits

7 Special Test Function

This bit is used for internal testing and should be set to 0 (default to 0 on reset) for normal operation.



32-Bit	Registers
---------------	-----------

Register	Register	Extension			I/O		State	After		
Mnemoni	c Group	Register Name	Access	Type	Address		Re	eset		Page
DR00	BitBLT	BitBLT Offset	16/32-bit	R/W	83D0-3	x x x x	x	x x x x	x	162
DR01	BitBLT	BitBLT Pattern ROP	16/32-bit	R/W	87D0-3		x x x x x	x	x	162
DR02	BitBLT	BitBLT BG Color	16/32-bit	R/W	8BD0-3	x	x	x	x	163
DR03	BitBLT	BitBLT FG Color	16/32-bit	R/W	8FD0-3	x	x	x	x	163
DR04	BitBLT	BitBLT Control	16/32-bit	R/W	93D0-3		0 x x x x	x	x	164
DR05	BitBLT	BitBLT Source	16/32-bit	R/W	97D0-3		x x x x x	x	x	165
DR06	BitBLT	BitBLT Destination	16/32-bit	R/W	9BD0-3		x x x x x	x	x	165
DR07	BitBLT	BitBLT Command	16/32-bit	R/W	9FD0-3	0 0 0 0	00000000	x x x x	x x x x x x x x x	166
DR08	Cursor	Cursor Control	16/32-bit	R/W	A3D0-3			00000000	000 • • • 00	167
DR09	Cursor	Cursor Color 0-1	16/32-bit	R/W	A7D0-3	x	x	x	x	168
DR0A	Cursor	Cursor Color 2-3	16/32-bit	R/W	ABD0-3	x	x	x	x	168
DR0B	Cursor	Cursor Position	16/32-bit	R/W	AFD0-3	x x x x	x	x x x x	x	169
DR0C	Cursor	CursorBaseAddress	16/32-bit	R/W	B3D0-3		x x x x	x x x x x x		170

Reset Codes:

- x = Not changed by RESET (indeterminate on power-up)
 d = Set from the corresponding pin on falling edge of RESET
 h = Read-only
 r = Chip revision # (starting from 0000)

-= Not implemented (always reads 0)
= Not implemented (read/write, reset to 0)
0/1 = Reset to 0 or 1 by falling edge of RESET



BitBLT OFFSET REGISTER (DR00)

Write at I/O Address 83D0–83D3h Read at I/O Address 83D0–83D3h Word or DoubleWord Accessible



11-0 Source Offset

This value is added to the start address of the Source BitBLT to calculate the starting position for the next line.

15-12 Reserved (0)

27–16 Destination Offset

This value is added to the start address of the Destination BitBLT to calculate the starting position for the next line.

31–28 Reserved (0)

BitBLT PATTERN ROP REGISTER (DR01)

Write at I/O Address 87D0–87D3h Read at I/O Address 87D0–87D3h Word or DoubleWord Accessible



20–0 Pattern Pointer

Address of Pattern Size - aligned 8 Pixel x 8 line pattern. For an 8BPP pattern (occupying 8 bits / pixel * 8 pixels / line * 8 lines / pattern) the pattern must be aligned on a 64 byte (16 DWord) boundary. For a 16BPP pattern (occupying 16bits / pixel * 8 pixels / line * 8 lines / pattern) the pattern must be aligned on a 128byte (32 DWord) boundary. For monochrome patterns (1 Bit / pixel * 8 pixels / line * 8 lines / pattern) the pattern must be aligned on an 8 byte (2 DWord) boundary. The lower bits of the Pattern Pointer are read/write, however the Drawing Engine forces them to zero for drawing operations.

31-21 Reserved (0)

Warning: Donotreadthisregister while a BitBLT is active.



BitBLT BACKGROUND COLOR REGISTER (DR02)

Write at I/O Address 8BD0–8BD3h Read at I/O Address 8BD0–8BD3h Word or DoubleWord Accessible



15-0 Background Color

This register contains the background color data used during opaque mono-color expansions.

All 16 bits must be written regardless of pixel depth. If the drawing engine is operating at 8BPP, then the same data should be duplicated in bits 15:8, and 7:0.

31-16 Duplicate of 15-0

BitBLT FOREGROUND COLOR REGISTER (DR03)

Write at I/O Address 8FD0–8FD3h Read at I/O Address 8FD0–8FD3h Word or DoubleWord Accessible



15-0 Foreground/Solid Color

This register contains the color data used during solid paint operations. It also is used as the foreground color during mono-color expansions.

All 16 bits must be written regardless of pixel depth. If the drawing engine is operating at 8BPP, then the same data should be duplicated in bits 15:8, and 7:0.

31–16 Duplicate of 15-0

Warning: Only bits 15-0 are used. They are duplicated in bits 31-16 when this registerisreadbackbytheCPU. Warning: Only bits 15-0 are used. They are duplicated in bits 31-16 when this register is read back by the CPU.



BitBLT CONTROL REGISTER (DR04)

Write at I/O Address 93D0–93D3h Read at I/O Address 93D0–93D3h Word or DoubleWord Accessible



7–0 ROP

Raster Operation as defined by Microsoft Windows. All logical operations of Source, Pattern, and Destination Data are supported.

8 INC_Y

DeterminesBitBLTY-direction:

- 0 Decrement (Bottom to Top)
- 1 Increment (Top to Bottom)
- 9 INC_X

DeterminesBitBLTX-direction:

- 0 Decrement (Right to Left)
- 1 Increment (Left to Right)

10 Source Data

Selects variable data or color register data:

- 1 Source is FG Color Reg (DR03)
- 0 Source data selected by DR04[14]

11 Source Depth

Selects between monochrome and color source data. This allows BitBLTs to either transfer source data directly to the screen or perform a font expansion (INC_X=1 only):

- 0 Source is Color
- 1 Source is Mono (Font expansion)

12 Pattern Depth

Selects between monochrome and color pattern data. This allows the pattern register to operate either as a full pixel depth 8x8 pattern for use by the ROP, or as an 8x8 monochromepattern:

- 0 Pattern is Color
- 1 Pattern is Monochrome

13 Background

The 65548 supports both transparent and opaque backgrounds for monochrome patterns and font expansion:

- 0 BG is Opaque (BG Color Reg DR02)
- 1 BG is Transparent (Unchanged)

15–14 BitBLT Source/Destination

The 65548 only supports its local display memory as the destination for BitBLT operations. The source may be either display memory or system memory (CPU):

<u>15 14 BitBLT Source —> Dest</u>

- $0 \quad 0 \quad \text{Screen} \longrightarrow \text{Screen} (\text{Dest})$
- $\begin{array}{ccc} 0 & 1 & \text{System} \longrightarrow \text{Screen (Dest)} \\ 1 & 0 & \text{Reserved} \end{array}$
 - 0 Reserved 1 Reserved

1 1 Re 18–16 Pattern Seed

Determines the starting row of the 8x8 pattern for the current BitBLT. A pattern is typically required to be destination aligned. The 65548 can determine the x-alignment from the destination address however the yalignment must be generated by the programmer. These three bits determine which row of the pattern is output on the first line of the BitBLT. Incrementing and decrementing are controlled by bit DR04[8].

19 Solid Pattern

- 1 = Solid Pattern (Brush)
- 0 = BitmapPattern

20 BitBLT Status (Read Only)

- 0 BitBLTEngineIdle
- 1 BitBLT Active do not write BitBLT regs

23–21 Reserved (0)

27-24 Buffer Status

of DWords that can be written to the chip:

- 0000 Buffer Full
- 0001 1 Space available in the queue
- 1111 15 Spaces available in the queue
- **31–25** Reserved (0)



BitBLT SOURCE REGISTER (DR05)

Write at I/O Address 97D0–97D3h Read at I/O Address 97D0–97D3h Word or DoubleWord Accessible



20–0 SourceAddress

Address of Byte aligned source block.

31-21 Reserved(0)

Donotreadthisregister Warning: while a BitBLT is active.

BitBLT DESTINATION REGISTER (DR06)

Write at I/O Address 9BD0–9BD3h Read at I/O Address 9BD0–9BD3h Word or DoubleWord Accessible



20–0 DestinationAddress

Address of Byte aligned destination block.

31-21 Reserved(0)





BitBLT COMMAND REGISTER (DR07)

Write at I/O Address 9FD0–9FD3h Read at I/O Address 9FD0–9FD3h Word or DoubleWord Accessible



11–0 Bytes Per Line

Number of bytes to be transferred per line

15-12 Reserved(0)

27-16 Lines Per Block

Height in lines of the block to be transferred

31–28 Reserved(0)

Warning: Do not attempt to perform a CPU read/write to display memory while a BitBLTisactive.



CURSOR/POP-UPCONTROLREGISTER(DR08)

Write at I/O Address A3D0–A3D3h Read at I/O Address A3D0–A3D3h Word or DoubleWord Accessible



1-0 Cursor/Pop-Up Menu Enable

This bit enables the hardware cursor. The cursor will be enabled/disabled in the frame following the current active frame (synchronized to vertical blank).

- 00 Both Disabled
- 01 32x32 Cursor Enable
- 10 64x64 Cursor Enable
- 11 Pop-Up Menu Enable

4–2 Reserved (R/W)

Must be programmed to 0.

5 Upper Left Corner (ULC) Select

The cursor is set relative to either the Upper Left Corner (ULC) of the active display or of the overscan region. When set relative to the active display (BLANK#) the cursor will not be visible in the overscan area. When relative to Display Enable, the cursor may appear in the overscan region. All x,y positioning is relative to the selected ULC.

- 0 ULC is BLANK# (x=0, y=0 corresponds to the top left of the panel)
- 1 ULC is Display Enable (x=0, y=0 corresponds to the top left of the image)

7-6 Test

8 Pop-Up Menu Width

- 0 One bpp. Menu width = 128 pixels. This also forces a height of 128 lines. CC0 and CC1 (DR09) determine menu colors.
- 1 Two bpp. Menu width = 64 pixels. CC0-3 (DR09 and DR0A) determine menu colors.

9 X Zoom (Manual)

- 0 No pixel replication.
- 1 Replicate pixels in the horizontal direction. No pixel replication takes place in CRT interlace mode and for 32x32 cursor.

10 Y Zoom (Manual)

- 0 No pixel replication.
- 1 Replicate pixels in the vertical direction. No pixel replication takes place in CRT mode and for 32x32 cursor.

11 Pop-up Horizontal Auto Zoom Enable

- 0 Auto zoom off
- 1 If bits 13 and 14 are both zero: Horizontal: Double pop-up width in high resolution modes and divide H position by 2 in low resolution modes. Vertical: keep both size and screen position constant in all modes.

12 Pop-up Transparency Enable

- 0 Disable Transparency (standard 4color pop-up)
- 1 Enable Transparency (pop-up color 2 is used for transparency) for 64x64 pop-up mode only (ignored in 128x128 pop-up)
- 13 Reserved (0)



14 Pop-up Horizontal Position Control

- 0 Horizontal position of pop-up is automatically divided by 2 in low resolution modes. This keeps the pop-up in the same position on the screen.
- 1 Horizontal position of pop-up is <u>not</u> automatically divided by 2 in low resolution modes. This setting requires the pop-up horizontal position to be reprogrammed in low resolution modes to keep the pop-up in the same position on the screen (65545compatible mode).

15 Pop-up/Hardware Cursor Blink Enable

- 0 Disable blinking of pop-up / cursor
- 1 Enable blinking of pop-up / cursor (XR60 control blink rate and duty cycle)

31–16 Reserved (0)

Refer to the Functional Description of this document for additional information on programming of the Hardware Cursor feature.



CURSOR/POP-UPCOLOR0-1REGISTER(DR09)

Write at I/O Address A7D0–A7D3h Read at I/O Address A7D0–A7D3h Word or DoubleWord Accessible



Cursor Colors 0 and 1 are 16-bit high color values consisting of 5 bits of Red, 6 bits of Green, and 5 bits of Blue. Colors 0 and 1 may be accessed either as two 16-bit registers or as a single 32-bit register. A write to this register immediately affects the cursor color displayed.

4-0 CC0 - Blue

Cursor Color 0 Blue value

10-5 CC0 - Green

Cursor Color 0 Green value

15-11 CC0 - Red

Cursor Color 0 Red value

20-16 CC1 - Blue

Cursor Color 1 Blue value

26–21 CC1 - Green

Cursor Color 1 Green value

31-27 CC1 - Red

Cursor Color 1 Red value

CURSOR/POP-UPCOLOR2-3REGISTER(DR0A)

Write at I/O Address ABD0–ABD3h Read at I/O Address ABD0–ABD3h Word or DoubleWord Accessible



Cursor Colors 2 and 3 are 16-bit high color values consisting of 5 bits of Red, 6 bits of Green, and 5 bits of Blue. Colors 2 and 3 may be accessed either as two 16-bit registers or as a single 32-bit register. Colors 2 and 3 are only used when the Cursor is in Pop-Up Mode. A write to this register immediately affects the cursor color displayed.

4–0 CC2 - Blue

Cursor Color 2 Blue value

10-5 CC2 - Green

Cursor Color 2 Green value

15-11 CC2 - Red

Cursor Color 2 Red value

20-16 CC3 - Blue

Cursor Color 3 Blue value

26–21 CC3 - Green

Cursor Color 3 Green value

31-27 CC3 - Red

Cursor Color 3 Red value



CURSOR/POP-UPPOSITIONREGISTER(DR0B)

Write at I/O Address AFD0–AFD3h Read at I/O Address AFD0–AFD3h Word or DoubleWord Accessible



10–0 X Offset

Cursor X-position. The cursor position is calculated as the signed offset (in pixels) between the Upper Left Corner (ULC) of the screen (as defined by BLANK#) and the Upper Left Corner of the cursor. X Offset is the magnitude portion of the signed offset of the cursor position in the horizontal axis. This magnitude in combination with the X SIGN bit (15) form the signed offset of the cursor in the X direction.

The X OFFSET and X SIGN may be written as a 16-bit quantity with bits 14-11 ignored.

The range for the ULC of the cursor is:

-2047 <= X-Position <= 2047

14-11 Reserved (0)

15 X Sign

Sign associated with the X OFFSET magnitude which together form the signed offset of the cursor in the X direction.

26-16 Y Offset

Cursor Y-position. The cursor position is calculated as the signed offset (in pixels) between the Upper Left Corner (ULC) of the screen (as defined by BLANK#) and the Upper Left Corner of the cursor. Y Offset is the magnitude portion of the signed offset of the cursor position in the vertical axis. This magnitude in combination with the Y SIGN bit (31) form the signed offset of the cursor in the Y direction.

The Y OFFSET and Y SIGN may be written as a 16-bit quantity with bits 30-27 ignored.

The range for the ULC of the cursor is:

-2047 <= Y-Position <= 2047

30–27 Reserved (0)

31 Y Sign

Sign associated with the Y OFFSET magnitude which together form the signed offset of the cursor in the Y direction.

In pop-up menu mode negative values are not supported.





CURSOR/POP-UP BASE ADDRESS (DR0C)

Write at I/O Address B3D0–B3D3h Read at I/O Address B3D0–B3D3h Word or DoubleWord Accessible



9–0 Reserved (0)

20–10 Cursor Base Address

Base address for cursor / pop-up data in display memory. Bit 10 should be programmed to 0 when the 128x128 pop-up menu is being displayed.

31–21 Reserved (0)

Refer to the Functional Description section of this document for additional information on programming of the Hardware Cursor feature.





2/28/96

Revision 1.1







System Interface

Functional Blocks

The 65548 contains 5 major functional blocks including the standard VGA core (Sequencer, Attribute controller, Graphics Controller, and CRT Controller), a BitBLT engine, Hardware Cursor, Palette DAC, and Clock Synthesizer. There are also other subsystems such as the bus and memory interfaces which are transparent to both the user and software programmer. While in standard VGA modes only the VGA core, Palette DAC, and clock synthesizer are active.

Bus Interface

Two major buses are directly supported by the 65548: VESA Local Bus (VL-Bus); and PCI Bus. Direct interfaces to popular 80486DX, 80486DX2, 80486DX4, 80486SX, and 80386DX processors are supported.

VL-BusInterface

The 65548 operates as a 32-bit target on the VL-Bus. It has an optimized direct pin-to-pin connection for all VL-Bus signals to eliminate external components. Up to 28 bits of the 32-bit VL-Bus address may be decoded on-chip permitting location of the linear frame buffer anywhere in a 256MByte address space. Optionally, the upper 4 address bits may be decoded externally to support the full 32-bit, 4GB VL-Bus address space. Zero wait state read accesses are not permitted, however, the 65548 will terminate a read cycle in the second T2 if the data is available. Burst cycles are not supported.

Direct Processor Interface

The 65548 can interface directly to all 32-bit x86architecture processors. Its full non-multiplexed 28bit address makes it simple to connect to the CPU. On valid 65548 accesses it will generate LDEV# which is monitored by the system logic controller. This interface is essentially the same as the VL-Bus interface with the exception that both 1x and 2x CPU clocks are acceptable. When using a 2x clock the CPU Reset must be connected to the 65548 CRESET input for phase coherency. The 65548 does not support pipelined mode in its 386 processor interface.

PCI Interface

The 65548 also supports a full 32-bit PCI bus interface as defined by PCI Interface Specification Revision 2.0. All features required of a non-busmaster 'target' device are implemented on-chip with no external glue logic required. Read/Write cycles are supported for Memory, I/O, and Configuration address spaces. Burst accesses are not supported. Interrupt capability is provided for vertical interrupts.

Refer to the PCI Pin Descriptions and Configuration Registers sections for further information.



Display Memory Interface

Memory Architecture

The 65548 supports both 512K and 1MB configurations for display memory plus an additional 512K for an optional external frame buffer. Frame buffering is required for support of simultaneous display on CRTs and DD panels, however, the 65548 has the ability to <u>embed</u> frame buffer data <u>in display</u> <u>memory</u>. Since this uses some of the available memory bandwidth, the 65548 also supports an additional DRAM for use as an <u>external</u> frame buffer for improved performance.

The 65548 implements a 32-bit wide data bus for display memory and 16-bit for the optional external frame buffer. The memory data buses are named 'A', 'B', and 'C' in groups of 16 bits. 'A' holds the lower 512K of display memory, 'B' normally holds the upper 512K of display memory in 1MB configurations and 'C' is normally used for the external frame buffer (if used). The chip may, however, be optionally programmed to put the upper half of display memory in DRAM 'C' instead (i.e., 'C' may be programmed to hold either display memory or external frame buffer data). When an external frame buffer is not required, 'C' may also be used as an input port for external video data (to implement overlay of live video over VGA output for example) and to provide additional panel interface data bits beyond the basic 16 (for TFT panels with 18-bit or 24-bit data interfaces since TFT panels are single panels and never require frame buffering).

There are separate groups of RAS, CAS, and WE pins for each of the three DRAMs (A, B, and C). There are only two OE pins and two address buses however, one for A and B and another for C. Configuration initialization data is latched from memory address pins AA0-8 (the address bus for DRAMs A and B) at the end of reset. These bits are readable in XR01[0-7] and XR6C[1] respectively.

The 65548 supports all VGA text and graphics modes (planar, packed pixel, odd/even chain modes, etc.) but the storage locations of the data (i.e., the locations and bit positions in the DRAMs) does not correspond to the original VGA which implemented 256KB of display memory as 4 physical 'planes' of 64KB (using two 64Kx4 DRAMs to implement each 'plane' with separate address buses for planes 0-1 and 2-3). In other words, no assumptions should be made regarding the correspondence of the data pins on the display memory data bus of the 65548 to

traditional VGA 'plane' concepts. For example, text data is still stored in 'plane' 0, attribute data in 'plane' 1, and font data in 'plane' 2, but due to the extensive use of page-mode cycles and the use of a single address bus for display memory data, where those planes are physically located in the DRAMs is much different.

In addition, the 65548 make extensive use of internal FIFOs to improve performance. As a result the read / write activity on the DRAM interface pins at any point in time corresponds only approximately to system bus and CRT / panel output activity at that time.

Memory Chip Requirements

The 65548 is designed to use 256K x 4 or 256K x 16 DRAMs. Fast-page-mode capability is required. Either 'CAS-Before-RAS' or 'Self-Refresh' DRAMs may be used. Both dual-CAS# (default) and dual-WE# types of 256Kx16 DRAMs are supported. The BIOS can test the DRAMs to detect the type of DRAM used and program the chip accordingly.

The 65548 can generate Page Mode Read, Page Mode Write, and Page Mode Read-Modify-Write cycles. CAS-before-RAS Refresh and Self-Refresh cycles are also supported. The memory interface is optimized for 40ns page mode cycles but is flexible and can be tuned for any speed DRAM.

The 65548 supports various DRAM speeds. The maximum frequency of the 65548 is 75 MHz. The recommended maximum memory clock frequency for various DRAM based on commonly available DRAM specifications is as follows:

DRAMSpeed	Memory Clock Frequency*
60 ns Fast Page	70.000 MHz
70 ns Fast Page	68.000 MHz
60 ns EDO	75.000 MHz
70 ns EDO	68.000 MHz

* DRAM AC timing parameters varies among different DRAM manufacturers therefore please check with DRAM specifications and 65548 memory timing.





Clock Synthesizer

An integrated clock synthesizer supports all pixel clock (VCLK) and memory clock (MCLK) frequencies which may be required by the 65548. Each of the two clock synthesizer phase lock loops may be programmed to output frequencies ranging between 1MHz and the maximum specified operating frequency for that clock in increments not exceeding 0.5%. The frequencies are generated by an 18-bit divisor word. This value contains divisor fields for the Phase Lock Loop (PLL), Voltage Controlled Oscillator (VCO) and Pre/Post Divide Control blocks. The divisor word for both synthesizers is programmable via Clock Control Registers XR30-32.

MCLK Operation

Normal operational frequencies for MCLK are between 50MHz and 75MHz. Refer to the Electrical

Specifications for maximum frequencies at 3.3V and 5V (the maximum frequency at 3.3V will be slightly lower). Normal MCLK operational frequencies are defined by the display memory sequencer parameters described in the Memory Timing section. The frequency selected is also dependent upon the AC characteristics of the display memories connected to the 65548. A typical match is between industry standard 60ns access memories and a 75MHz MCLK. The MCLK output defaults to 40MHz on reset and is fully programmable. This initial value is conservative enough not to violate slow DRAM parameters but not so slow as to cause a system timeout on CPU accesses. The MCLK frequency must always equal or exceed the host clock (CCLK) frequency.





VCLK Operation

The VCLK output typically ranges between 19MHz and 65MHz. VCLK has a table of three frequencies from which to select a frequency. This is required for VGA compatibility. CLK0 and CLK1 are fixed at the VGA compatible frequencies of 25.175MHz and 28.322MHz respectively. These values can not be changed unlike CLK2 which is fully programmable. The active frequency is chosen by clock select bits MSR[3:2].

Programming the Clock Synthesizer

The desired output frequency is defined by an 18-bit value programmed in XR30-32. The 65548 has two programmable clock synthesizers; one for memory (MCLK) and one for video (VCLK). They are both programmed by writing the divisor values to XR30-32. The clock to be programmed is selected by the Clock Register Program Pointer XR33[5]. The output frequency of each of the clock synthesizers is based on the reference frequency (FREF) and the 4 programmedfields:

Field	# Bits
Prescale N (PSN) Mcounter(M') N counter (N') Post Divisor (P)	$\begin{array}{ll} XR30[0] & (\div 1 \ or \ \div 4) \\ XR31[7:0] & (M' = M - 2) \\ XR32[7:0] & (N' = N - 2) \\ XR30[3:1] & (\div 2^{P}; 0 \ P \ 5) \end{array}$
Fout =	$\frac{F_{REF} * 4 * M}{P_{SN} * N * 2P}$

$$OUT = PSN * N * 2$$

The frequency of the Voltage Controlled Oscillator (Fvco) is determined by these fields as follows:

$$Fvco = \frac{F_{REF} * 4 * M}{PSN * N}$$

where $F_{REF} = Reference$ frequency (between 4 MHz - 20 MHz; typically 14.31818 MHz)

Note: If a reference frequency other than 14.31818 MHz is used, then the frequencies loaded on RESET will not be correct.

Р	Post Divisor
000	1
001	2
010	4
011	8
100	16
101	32

Programming Constraints

There are five primary programming constraints the programmer must be aware of:



The constraints have to do with trade-offs between optimum speed with lowest noise, VCO stability, and factors affecting the loop equation.

The value of Fvco must remain between 48 MHz and 220 MHz inclusive. Therefore, for output frequencies below 48 MHz, Fvco must be brought into range by using the post-VCO Divisor.

To avoid crosstalk between the VCO's, the VCO frequencies should not be within 0.5% of each other nor should their harmonics be within 0.5% of the other's fundamental frequency.

The 65548 clock synthesizers will seek the new frequency as soon as it is loaded following a write to XR32. Any change in the post-divisor will take affect immediately. There is a possibility that the output may glitch during this transition of post divide values. Because of this, the programmer may wish to hold the post-divisor value constant across a range of frequencies (eg. changing MCLK from the reset value of 50MHz to 72MHz). There is also the consideration of changing from a low frequency VCO value with a post-divide $\div 1$ (eg. 50MHz) to a high frequency ÷4 (eg. 220MHz). Although the beginning and ending frequencies are close together, the intermediate frequencies may cause the 65548 to fail in some environments. In this example there will be a short-lived time frame during which the output frequency will be in the neighborhood of 12.5MHz. The bus interface may not function correctly if the MCLK frequency falls below a certain value. Register and memory accesses which are synchronized to MCLK may be so slow as to violate bus timing and cause a watchdog timer error. Programmers should time-out the system (CPU) for approximately 10ms after writing XR32 before accessing the VGA again. This will ensure that accesses do not occur to the VGA while the clocks are in an indeterminate state.

Note: On reset the MCLK is initialized to a 60MHz output with a post divisor = 2 (Fvco = 120MHz).



Programming Example

The following is an example of the calculations which are performed:

Derive the proper programming word for a 25.175 MHz output frequency using a 14.31818 MHz referencefrequency:

Since 25.175 MHz < 48 MHz, double it to 50.350 MHz to get Fvco in its valid range. Set the post divide field (P) to 001.

Prescaling PSN = 4

The result:

 $Fvco = 50.350 = (14.31818 \times 4 \times M/4 \times N)$

$$M/N = 3.51655$$

Several choices for M and N are available:

Μ	Ν	Fvco	Error
109	31	50.344	-0.00300
102	29	50.360	+0.00500

Choose (M, N) = (109,31) for best accuracy.

<u>Prescaling PSN = 1</u>

The result:

 $Fvco = 50.350 = (14.31818 \times 4 \times M/1 \times N)$

M/N = 0.879127

Μ	Ν	Fvco	Error
80	91	50.349	-0.00050

 $F_{REF}/(PSN \times N) = 157.3 KHz$

Therefore M/N = 80/91 with PSN = 1 is even better than with PSN = 4.

Designator

C2,C5

R1,R2

XR30 = 0000010b (02h)XR31 = 80 - 2 = 78 (4Eh) XR32 = 91 - 2 = 89 (59h)

PCB Layout Considerations

Clock synthesizers, like most analog components, must be isolated from the digital noise which exists on a PCB power plane. Care must be taken not to route any high frequency digital signals in close proximity to the analog sections. Inside the 65548, the clocks are physically located in the lower left corner of the chip surrounded by low frequency input and output pins. This helps minimize both internally and externally coupled noise.

The memory clock and video clock power pins on the 65548 each require similar RC filtering to isolate the synthesizers from the VCC plane and from each other. The filter circuit for each CVCCn / CGNDn pair is shown below:



The suggested method for layout assumes a multilayer board including VCC and GND planes. All ground connections should be made as close to the pin / component as possible. The CVCC trace should route from the 65548 **throughthepads** of the filter components. The trace should NOT be connected to the filter components by a stub. All components (particularly the initial 0.1µF capacitor) should be placed as close as possible to the 65548.



Always pass the Vcc trace through the decoupling cap pad. Do not leave a stub as shown here.



VGA Color Palette DAC

The 65548 integrates a VGA compatible triple 6-bit lookup table (LUT) and high speed 6/8-bit DACs. Additionally the internal color palette DAC supports true-color bypass modes displaying color depths up to 24bpp (8-8-8). The palette DAC can switch between true-color data and LUT data on a pixel by pixel basis. Thus, video overlays may be any arbitrary shape and can lie on any pixel boundary. The hardware cursor is also a true-color bitmap which may overlay both video and graphics on any pixel boundary.

The internal palette DAC register I/O addresses and functionality are 100% compatible with the VGA standard. In all bus interfaces the palette DAC automatically controls accesses to its registers to avoid data overrun. This is accomplished by delaying LRDY# for VL-Bus and direct processor interfaces.

For compatibility with the VL-Bus Specification the 65548 may be disabled from responding to palette writes (although it will perform them) so that an adapter card on a slow bus which is shadowing the palette LUT may see the access. The 65548 always responds to palette read accesses so it is still possible for the shadowing adapter to become out of phase with the internal modulo-3 RGB pointer. It is presumed that this will not be a problem with well-behaved software.

Extended display modes may be selected in the Palette Control Register (XR06). Two 16bpp formats are supported: 5-5-5 Targa format and 5-6-5 XGA format.




BitBLT Engine

Bit Block Transfer

The 65548 integrates a Bit Block Transfer (BitBLT) Engine which is optimized for operation in a Microsoft Windows environment. The BitBLT engine supports system-to-screen and screen-toscreen memory data transfers. It handles monochrome to color data expansion using either system or screen data sources. Color depths of 8 and 16bpp are supported in the expansion logic. Integrated with the screen and system BitBLT data streams is a 3-operand raster-op (ROP) block. This ROP block includes an independent 8x8 pixel (mono or color) pattern. Color depths of 8 and 16bpp are supported by the pattern array. All possible logical combinations of Source (system or screen data), Destination (screen data), and Pattern data are available.

The BitBLT and ROP subsystems have been architected for compatibility with the standard Microsoft Windows BitBLT parameter block. The source and destination screen widths are independently programmable. This permits expansion of a compressed offscreen bitmap transparent to the software driver. The BitBLT Control Register (DR04) uses the same raster-op format as the Microsoft Windows ROP so no translation is required. All 256 Windows defined ROPs are available.

All possible overlaps of source and destination data are handled by controlling the direction of the BitBLT in the x and y directions. As shown below there are eight possible directions for a screen-toscreen BitBLT (no change in position is a subset of all eight). Software must determine the overlap, if any, and set the INC_X and INC_Y bits accordingly. This is only critical if the source and destination actually overlap. For most BitBLTs this will not be the case. In BitBLTs where INC_X is a 'don't care' it should be set to 1 (proceed from left to right). This will increase the performance in some cases.





Sample Screen-to-Screen Transfer

Below is an example of how a screen-to-screen BitBLT operation is traditionally performed. The source and destination blocks both appear on the visible region of the screen and have the same dimensions. The BitBLT is to be a straight source copy with no raster operation. The memory address space is 2MBytes and display resolution is 1024 x 768. The size of the block to be transferred is 276 horizontal x 82 vertical pixels (114h x 52h). The coordinates of the upper left corner (ULC) of the source block is 25h,30h. The ULC coordinates of the destination block are 157h,153h. Because the source and destination blocks do not overlap, the INC_X and INC_Y BitBLT direction bits are not We will assume that $INC_X = 1$, important. $INC_Y = 0$, and the BitBLT will proceed one scan line at a time from the lower left corner of the source moving to the right and then from the bottom to the top.

The source and destination offsets are both the same as the screen width (400h):

The Pattern ROP Register does not need to be programmed since there is no pattern involved. Neither the Foreground Color nor Background Color Register has to be programmed since this does not involve a color expansion or rectangle solid color paint. The BitBLT Control Register contains the most individual fields to be set:

ROP = Source Copy = 0CCh INC_Y = 0 (Bottom to Top) INC_X = 1 (Left to Right) Source Data = Variable Data = 0 Source Depth = Source is Color = 0 Pattern Depth = Don't Care = 0 Background = Don't Care = 0 BitBLT = Screen-to-Screen = 00 Pattern Seed = Don't Care = 000

BitBLT Control Register (DR04) = 002CCh

Since the BitBLT will be starting in the lower left corner (LLC) of the source rectangle, the start address for the source data is calculated as:



BitBLT Offset Register (DR00) = 04000400h



(81h * 400h) + 25h = 020425h BitBLT Source Register (DR05) = 020425h

Similarly, the LLC of the destination register calculated as:

(1A4h * 400H) + 157h = 069157h

BitBLT Destination Register (DR06) = 069157h

To begin any BitBLT the Command Register must be written. This register contains key information about the size of the current BitBLT which must be written for all BitBLT operations:

Lines per Block = 52h Bytes per line = 114h (Current example 8bpp)

Command Register (DR07) = 00520114h

After the Command Register (XR07) is written the BitBLT engine performs the requested operation. The status of the BitBLT operation may be read in DR04[20] (read only bit). This is necessary to determine when the BitBLT is finished so that another BitBLT may be issued. No reads or writes of the display memory by the CPU are permitted while the BitBLT engine is active.

In the present example the BitBLT source and destination blocks have the same width as the display. As can be seen below each scan line is transferred from source to destination. Alignment is handled by the BitBLT engine without assistance from software.

Compressed Screen-to-Screen Transfer

Next we consider an example of how a screen-toscreen BitBLT operation is performed when the source and destination blocks have different widths (pitch). This type of BitBLT is commonly used to store bitmaps efficiently in offscreen memory or when recovering a saved bitmap from offscreen memory.

The 65548 display memory consists of a single linear frame buffer. The number of bytes per scan line and lines displayed changes with resolution and pixel depth. For simplification, the concepts of pixels,





lines, and columns are foreign to the BitBLT engine. Instead, the 65548 operates on groups of bytes (rows) which are separated by the width of the screen. The 65548 permits separation between the row lengths to be different for source and destination bitmaps. For efficient use of offscreen memory we may assume that the "width" of the screen is the same as the width of the data.

Below is an example of how a screen-to-screen BitBLT operation is performed with the destination data efficiently compressed into the offscreen area. The reverse operation is also valid to recreate the original block on the visible screen. Once again the BitBLT is to be a straight source copy with the source block in the same location as the previous example. The destination block is to be located beginning at the first byte of off-screen memory. Because the source and destination blocks do not overlap the INC_X and INC_Y BitBLT direction bits are not important. We will assume that INC_X = 1, INC_Y = 1 and the BitBLT will proceed one scan line at a time from the upper left corner of the source moving to the right and then from the top to the bottom.

The source offset is the same as the screen width (400h) and the destination offset is the same as the source block width (114h):

BitBLT Offset Register (DR00) = 01140400h

The Pattern ROP Register does not need to be programmed since there is no pattern involved. Neither the Foreground Color nor Background Color Register has to be programmed since there is no color expansion. The BitBLT Control Register contains the following bit fields:

ROP = Source Copy = 0CCh INC_Y = 1 (Top to Bottom) INC_X = 1 (Left to Right) Source Data = Variable Data = 0 Source Depth = Source is Color = 0 Pattern Depth = Don't Care = 0 Background = Don't Care = 0 BitBLT = Screen --> Screen = 00





Pattern Seed = Don't Care = 000

BitBLT Control Register (DR04) = 003CCh

Since the BitBLT will be beginning in the ULC of the source rectangle, the start address for the source data is calculated as:

(30h * 400h) + 25h = 0C025h BitBLT Source Register (DR05) = 0C025h

Similarly, the ULC of the destination register calculated as (Number of scan lines * Bytes per scan line):

300h * 400h = 0C0000h

BitBLT Destination Register (DR06) = 0C0000h

As in the previous example the Command Register must be written to begin the BitBLT. This register contains the size of the current BitBLT which must be written for all BitBLT operations:

Lines per Block = 52h Bytes per line = 114h (Current example 8bpp)

Command Register (DR07) = 00520114h

System-to-Screen BitBLTs

When performing a system-to-screen BitBLT the source rotation information is passed in the BitBLT Source Address and Source Offset registers. The 2 LSbits of the Source Address register indicate the alignment. For example if the system data resides at system address 0413456h then the processor pointer should be set to 0413454h (doubleword aligned) and the Source address register is written with xxxx2h. When the end of the scan line is reached (the number of bytes programmed in the Command Register have been written) any remaining bytes in the last doubleword written to the 65548 are discarded. The 2 LSbits of the Source Offset Register are then added to the 2 LSbits of the Source Address Register to determine the starting byte alignment for the first doubleword of the next scanline. This process is continued until all scanlines are completed. The most common case will be a doubleword aligned bitmap in system memory in which case the 2 Lbits of the Source Address Register are zero. It is also common for bitmaps to be stored with each scanline doubleword aligned (Source Offset Register = xxxx0h). Once the Command Register is written and the BitBLT operation has begun the 65548 will wait for data to be sent to its memory address space. Any write to a valid 65548 memory address, either in the VGA space or linear address space if enabled,

will be recognized as BitBLT source data and will be routed to the correct address by the BitBLT engine. This enables the programmer to set up a destination pointer into the video address window (doubleword aligned) and simply perform a REP MOVSD. Any unused data in the last word/doubleword write will be discarded by the BitBLT Engine.

For system-to-screen monochrome (font) expansions the data is handled on a scanline by scanline basis. As with the system-to-screen BitBLT with ROP, this type of transfer uses the 2 LSbits of the source address register to determine the beginning byte index into the first doubleword. On subsequent scanlines the source offset register is added to the current scanline byte index to determine the indexing for the start of the next scan line. Monochrome data is taken from bit 7 through bit 0, byte 0 through 3 and expanded left to right in video memory (NOTE: monochrome source only supports left to right operation). At the end of the first scanline any remaining data in the active doubleword is flushed and the byte pointer for the starting byte in the next doubleword (for the next scanline) is calculated by adding 2 LSbits of the source offset to the starting byte position in the previous scanline. Monochrome expansion then continues bit 7 through 0 incrementing byte (after byte 3 bit 0 a new doubleword begins at byte 0: bit 7) until the scanline is complete. Note that the number of bytes programmed into the Command register references the number of expanded bytes written; not the number of bytes to be expanded.







Hardware Cursor

The 65548 supports four types of cursors:

32 x 32	x 2bpp	(and/xor)
64 x 64	x 2bpp	(and/xor)
64 x 64	x 2bpp	(4-color)
128 x 128	x 1bpp	(2-color)

The first two hardware cursor types indicated as 'and/xor' above follow the MS WindowsTM AND/XOR cursor data plane structure which provides for two colors plus 'transparent' (background color) and 'inverted' (background color inverted). The last two types in the list above are also referred to as 'Pop-Ups' because they are typically used to implement pop-up menu capabilities. Hardware cursor / pop-up data is stored in display memory, allowing multiple cursor values to be stored and selected rapidly. The two or four colors specified by the values in the hardware cursor data arrays are stored in on-chip registers as high-color (5-6-5) values independent of the on-chip color lookup tables (i.e., Attribute Controller and VGA Color Palette).

The hardware cursor can overlay either graphics or video data on a pixel by pixel basis. It may be positioned anywhere within screen resolutions up to 2048x2048 pixels. 64x64 'and/xor' cursors may also be optionally doubled in size to 128 pixels either horizontally and/or vertically by pixel replication.

Hardware cursor screen position, type, color, and base address of the cursor data array in display memory may be controlled via the 32-bit 'DR' extension registers.

Hardware Cursor Programming

Once the 32-bit extension registers are enabled (XR03[1]=1), the cursor registers (DR08-DR0C) may be accessed. DR08 controls the cursor type and X/Y zoom (H/V pixel replication). It also enables the hardware cursor to appear on the screen. DR09 and DR0A specify up to four 16-bit RGB (5-6-5) cursor color values. DR0B specifies the cursor position on screen in X-Y coordinates (number of pixels from the left and top edges of the addressable portion of the display). $\hat{D}RO\bar{C}$ specifies the address in display memory where the cursor data array is stored. A 10bit base address may be specified allowing cursor data patterns to be stored in any of 1024 different locations in the maximum 1MB of display memory. Each cursor storage area takes up 1024 bytes of display memory which is exactly large enough to hold a 64x64x2 cursor pattern.

Cursor Data Array Format and Layout

Cursor data is stored in display memory as shown:

	<u>32x32 2bpp Cursor</u>									
Offset 000h 004h 008h 00Ch	Line 0 0 1 1	<u>Plane 0</u> A7-0 A23-16 A7-0 A23-16	Plane 1 X7-0 X23-16 X7-0 X23-16	<u>Plane 2</u> A15-8 A31-24 A15-8 A31-24	Plane 3 X15-8 X31-24 X15-8 X31-24					
0FCh	 31	A23-16	X23-16	A31-24	X31-24					
64x64 2bpp Cursor / Pop-Up										
Offset 000h 004h 008h 00Ch 010h 014h 3FCh	Line 0 0 0 1 1 63	e <u>Plane 0</u> A7-0 A23-16 A39-32 A55-48 A7-0 A23-16 A55-48	Plane 1 X7-0 X23-16 X39-32 X55-48 X7-0 X23-16 X55-48	Plane 2 A15-8 A31-24 A47-40 A63-56 A15-8 A31-24 A63-56	Plane 3 X15-8 X31-24 X47-40 X63-56 X15-8 X31-24 X63-56					
		<u>128x</u>	<u>128 1bpp F</u>	<u>Pop-Up</u>						
Offset 000h 004h 008h 00Ch	Line 0 0 0	<u>e Plane 0</u> P7-0 P39-32 P71-64 P103-96	Plane 1 P15-8 P47-40 P79-72 P111-104	Plane 2 P23-16 P55-48 P87-80 P119-112	Plane 3 P31-24 P63-56 P95-88 P127-120					
010h	ĭ	P7-0	P15-8	P23-16	P31-24					

7FCh 127 P103-96 P111-104 P119-112 P127-120

P55-48

P63-56

P47-40

A7/X7 is the left-most pixel of the cursor pattern displayed on the screen for all cursor types. Note that 32x32 cursors take up 256 bytes each (the upper 3/4 of the 1KB space allocated for each cursor storage location in display memory is unused). 128x128 cursors (pop-ups) take up 2KB each, so require A10 of the base address to be set to 0.

Cursor data array elements map as follows:

014h 1 P39-32

Ann	<u>Xnn</u>	And/Xor Type	<u>4-Color Type</u>
0	0	Color 0	Color 0
0	1	Color 1	Color 1
1	0	Transparent	Color 2
1	1	Inverted	Color 3

where colors 0 and 1 are defined by DR09 and colors 2 and 3 are defined by DR0A. Each pixel in 2-color (1bpp) cursors (pop-ups) may be either color 0 or color 1.



Display Memory Base Address Formation

The address bits in the cursor base address register DR0C are aligned so they are in the proper position corresponding to the CPU address required to write to display memory. However, there are two methods of addressing display memory, VGA-style and 'Linear Frame Buffer' style, so the actual CPU address for loading a cursor data array must be constructed differently depending on the addressing method used. If VGA addressing is used, the lower 16-bits of DR0C may be used as an offset into the 64KB VGA address space (starting at either 0A0000h or 0B0000h depending on whether the VGA is set for text mode or graphics mode). DR0C bits 16-19 would then be used to control the VGA's paging mechanism to set the 64KB CPU aperture into display memory to the correct location for storing the cursor pattern (see XR0B, XR10, and XR11). If 'linear frame buffer' addressing is used, the entire 1MB of display memory can be accessed directly and the base value in DROC may be used directly as a 24-bit offset into a programmable 1MB space in system memory (specified in the Linear Addressing Base register XR08).

VGA Controller Programming

In order to copy the cursor data pattern to the controller, the VGA controller must be properly programmed for 32-bit direct access to all 4 planes. Proper programming for the controller consists of putting the controller in either 'text' or 'graphics' mode and then setting the following registers as indicated:

SR04 = 0Eh	Sequencer Memory Mode
SR02 =0Fh	Sequencer Plane Mask
GR05 =00h	Graphics Controller Mode
GR06 =04h (text mode)	Graphics Controller Misc
=05h (gr mode)	Graphics Controller Misc
XR0B=x5h	Paging Control

This sets up the VGA controller to allow 32-bit direct access to all 4 planes of all 1MB of display memory in a linear fashion. It also sets the VGA memory aperture to a 64KB space at 0A0000h independent of initial graphics or text mode settings.

Copying Cursor Data to Display Memory

Once the base address for the cursor data pattern in display memory has been determined and the VGA has been properly programmed, the cursor data pattern may be copied from system memory to display memory. The following program sequence shows an example of one method which may be used:

es:edi = display memory base address for cursor ds:si = address of AND array in system memory ds:bx = address of XOR array in system memory

MOV	AL,	[SI+1]
MOV	AH,	[BX+1]
SHL	EAX	,16
MOV	AL,	[SI]
MOV	AH,	[BX]
STOSD		

Setting the Cursor Position, Type, and Base Address

Following storage of the cursor data array in display memory, the location of the cursor in display memory is set via the Cursor Base Address register (DROC) and the X-Y coordinates for positioning the cursor are written to the Cursor Position Register (DROB). The cursor type and X/Y zoom (H/V pixel replication) factors are then set and the cursor enabled via the Cursor Control Register (DRO8).

To update the cursor position, a 32-bit write (or two 16-bit writes) are performed to the Cursor Position Register (DR0B). This new position will take effect on the next frame (synchronized to VSync).

When the cursor changes shape, it should normally be disabled, reprogrammed as described above, and then re-enabled. Alternately, a new shape may be stored in a different location in display memory, the cursor screen XY location updated (via DR0B), then the new cursor selected as the active cursor (by reprogramming the base register DR0C). Cursor base register changes are also synchronized to VSync to avoid glitching of the cursor on the display.



Flat Panel Timing

Overview

A number of extension registers in the 65548 control the panel interface, including the functions of the interface pins and the timing sequences produced for compatibility with various types of panels. Some key registers of interest for panel interfacing are:

- XR1C H Panel Size (# of characters 1)
- XR68 V Panel Size (# of scan lines 1) bits 0-7 (XR65[1]=Vsize bit-8, XR65[6]=bit-9)
- XR4F Panel Format 2 (Bits/pixel,M/LP function)
- XR50 Panel Format 1 (FRC, dither, clkdiv, VAM)
- XR51 Display Type (Panel type, clk/LP control)
- XR53 Panel Format 3 (FRC opt, pixel packing)
- XR54 Panel Interface (FLM/LP Control)
- XR5E M(ACDCLK)Control
- XR6F Frame Buffer Control

This section summarizes the function of the various fields of the above registers as they pertain to panel interfacing. Detailed timing diagrams are shown for output of data and control sequences to a variety of panel types. The 65548 highly configurable controllers can interface to virtually all existing monochrome LCD, EL, and Plasma panels and all color LCD STN and TFT panels. The panel types supported are:

Single panel-Single drive (SS) Monochrome

- 1 pixel/clock, 8 bits/pixel
- 2 pixels/clock, 8 bits/pixel
- 4 pixels/clock, 4 bits/pixel
- 8 pixels/clock, 2 bit/pixel
- 16 pixels/clock, 1 bit/pixel

Dual panel-Double drive (DD) Monochrome

- 8 pixels/clock, 1 bit/pixel
- 16 pixels/clock, 1 bit/pixel

Single panel-Single drive (SS) Color TFT

- 1 pixel/clock, 16 bit/pixel 5-6-5 RGB
- 1 pixel/clock, 24 bit/pixel 8-8-8 RGB
- 2 pixels/clock, 12 bit/pixel 4-4-4 RGB

Single panel-Single drive (SS) Color STN 2 2/3 pixels/clock, 3 bit/pixel 1-1-1 RGB 5 1/3 pixels/clock, 3 bit/pixel 1-1-1 RGB

Dual panel-Double drive (DD) Color STN 2 2/3 pixels/clock, 3 bit/pixel 1-1-1 RGB 5 1/3 pixels/clock, 3 bit/pixel 1-1-1 RGB

Panel Size

The horizontal panel size register (XR1C) is an 8-bit register programmed with panel width (minus one) in units of 8-pixel characters (e.g., a 640x480 panel is 80 'characters' wide so XR1C would be programmed with 79 decimal). The vertical panel size register is programmed with the panel height (minus one) in scan lines (independent of single or dual panel type). The programmed value is 10 bits in size with the 8 lsbs in XR68 and the overflow in XR65 bits 1 and 6. The maximum panel resolution supported is 2048 x 1024.

Panel Type

The panel type (PT) is determined by XR51 bits 1-0:

- 00 Single panel-Single drive (SS)
- **11** Dual panel-Double drive (DD)

For DD panels, XR6F bit-0 (Frame Buffer Enable) and/or bit-1 (Frame Accelerator Enable) must also be set (either external or embedded may be used).

TFT Panel Data Width

XR50 bit-7 controls output width for TFT panels:

- **0** 16-bit color TFT panel interface (565 RGB)
- 1 24-bit color TFT panel interface (888 RGB)



Display Quality Settings

Frame Rate Control (FRC)

The 65548 provides 2 and 16 level FRC to generate multiple gray / color levels. FRC selection is determined by XR50 bits 1-0:

- 00 No FRC
- 01 16-frame FRC (color or mono STN panels)
- **10** 2-frame FRC (color TFT or mono panels)

Three options are provided for FRC control:

FRC option 1 (XR53[2]) (always set to 1) FRC option 2 (XR53[3]) (always set to 1) FRC option 3 (XR53[6]) (for 2-frame FRC only):

- **0** FRC data changes every frame
- 1 FRC data changes every other frame

A setting of 0 typically results in better display quality, but panels with an internal 'M' signal typically recommend this bit be set to 1 for longer panel life.

XR6E is also provided for FRC polynomial control. The values of the 'm' and 'n' parameters are typically set by trial and error (recommended settings are given elsewhere in this manuals for selected panels as derived by Chips and Technologies).

Dither

The 65548 also provides Dither capability to generate multiple gray / color levels. Dither selection is determined by XR50 bits 3-2:

- 00 No Dither
- 01 Enable Dither for 256-color modes only
- **10** Enable Dither for all modes

M Signal Timing

Register XR5E (M/ACDCLK Control) is provided to control the timing of the M (sometimes called ACDCLK) signal. XR5E bit-7 selects between two types of timing control:

- **0** Use XR5E bits 0-6 to determine M signal timing (bits 0-6 are programmed with the number of HSYNCs between phase changes minus 2)
- 1 M phase changes every frame if the frame buffer is used, otherwise the phase changes every other frame

XR4F bit-6 controls the M pin output. If set, the M pin will output flat panel BLANK# / Display Enable (DE) instead of the normal M signal (and XR5E will be ignored).

Gray / Color Levels

Gray / color levels are selected via XR4F bits 2-0 (somewhat misleading; called 'Bits Per Pixel'):

	<u>No</u>	FRC	
001 010 011 100 101 110 111	# of msbs Used to Generate <u>Gray/Color Levels</u> 1 2 3 4 5 6 8	Gray / Color <u>Levels</u> 2 4 8 16 32 64 256	Gray / Color Levels with Dithering 5 13 29 61 125 253 n/a
	2-Fran (Color TFT or M	me FRC onochron	ne Panels)
010 011 100 101	# of msbs Used to Generate <u>Gray/Color Levels</u> 1 2 3 4	Gray / Color Levels 3 5 15 31	Gray / Color Levels with Dithering 9 25 57 121
	16-Fra (Color or Monoc	ame FRC hrome ST	(N Panels)
001 010 011	# of msbs Used to Generate <u>Gray/Color Levels</u> 1 2 3 4	Gray / Color Levels 2 4 8	Gray / Color Levels with Dithering 5 13 29 61
100	4	16	61

The setting programmed into XR4F bits 0-2 above determines how many most-significant color-bits / pixel are used to generate flat panel video data. In general, 8 bits of monochrome data or 8 bits/color of RGB color data enter the flat panel logic for every dot clock. Not all of these bits, however, are used to generate output colors / gray scales, depending on the type of panel used, graphics / text mode, and the gray-scaling algorithm chosen (the actual number of bits used is indicated in the table above). Also note that settings which achieve higher gray / color levels may not necessarily produce acceptable display quality on some (or any) currently available panels. This document contains recommended settings for various popular panels that Chips & Technologies has found to produce acceptable results with those panels. Customers may modify these settings to achieve a better match with their requirements.



Pixels Per Shift Clock

The 65548 can be programmed to output 1, 2, 4, 8, or 16 pixels per shift clock. This is achieved by programming the frequency ratio between the dot clock and the shift clock. The shift clock divide (\underline{CD}) is set by XR50 bits 6-4. For monochrome panels, the valid settings are:

	Pixels Per	Pixels Per			
Shift	Shift Clock	Shift (Clock		
<u>Clock</u>	without Frm Ac	c with Fr	<u>m Acc</u>		
Dot clk	1	2			
Dclk / 2	2	4			
Dclk/4	4	8			
Dclk / 8	8	10	6		
Dclk / 1	6 16	n/	a		
8-Bit	Valid	16-Bit	Valid		
t Panel	Outputs	Panel	Outputs		
Interface	<u>e (8-ĥit)</u>	Interface	<u>(16-bit)</u>		
8bpp	P8-15	8bpp	P8-15		
4bpp	P8-15 (8-11 1st)	8bpp	P0-15		
2bpp	P8-15 (8-9 1st)	4bpp	P0-15		
1bpp 1	P1,3,5, (1 1st)	2bpp	P0-15		
n/a	n/a	1bpp	P0-15		
	Shift Clock Dot clk Dclk / 2 Dclk / 4 Dclk / 8 Dclk / 1 8-Bit Panel Interface 8bpp 4bpp 2bpp 1bpp n/a	Pixels PerShiftShift ClockClockwithout Frm AcDot clk1Dclk / 22Dclk / 44Dclk / 88Dclk / 16168-BitValidtPanelOutputsInterfaceInterface(8-bit)8bppP8-154bppP8-15 (8-9 1st)1bppP1,3,5, (1 1st)n/an/a	Pixels PerPixelsShiftShift ClockShift ClockClockwithout Frm Accwith FrDot clk12Dot k / 224Dclk / 448Dclk / 8810Dclk / 1616n/8-BitValid16-BitPanelOutputsPanelInterface(8-bit)Interface8bppP8-158bpp4bppP8-15 (8-91st)4bpp1bppP1,3,5,(1 1st)2bppn/an/a1bpp		

The pixel on the lowest numbered output pin is always the first pixel output (the pixel shown first on the left side of the screen). For example, for 8 pixels per clock, 1bpp on an 8-bit interface, P1 is the first pixel, P3 is the second, etc. For 16 pixels per clock, 1bpp on a 16-bit interface, P0 is the first pixel, P1 is the second, etc. For 4 pixels per clock, 2bpp on an 8-bit interface, P8-9 is the first pixel, P10-11 is the second, etc.

	24bit	24bit	16bit	8bit	16bit	16bit	16bit
	Color	Color	Color	Mono	Mono	Mono	Mono
Pix/clk:	1	2	1	1	2	4	8
CD:	<u>000</u>	<u>001</u>	<u>000</u>	<u>000</u>	<u>001</u>	<u>010</u>	<u>011</u>
P0 [B0n	B4n	B3n	_	G0n	G4n	G6n
P1	B1n	B5n	B4n	-	Gln	G5n	G7n
P2	B2n	B6n	B5n	-	G2n	G4n+1	G6n+1
P3	B3n	B7n	B6n	_	G3n	G5n+1	G7n+1
P4	B4n	B4n+1	B7n	G0n†	G0n+1	G4n+2	G6n+2
P5	B5n	B5n+1	G2n	G1n†	G1n+1	G5n+2	G7n+2
P6	B6n	B6n+1	G3n	G2n†	G2n+1	G4n+3	G6n+3
P7	B7n	B7n+1	G4n	G3n†	G3n+1	G5n+3	G7n+3
P8	G0n	G4n	G5n	G0n	G4n	G6n	G6n+4
P9	G1n	G5n	G6n	G1n	G5n	G7n	G7n+4
P10	G2n	G6n	G7n	G2n	G6n	G6n+1	G6n+5
P11	G3n	G7n	R3n	G3n	G7n	G7n+1	G7n+5
P12	G4n	G4n+1	R4n	G4n	G4n+1	G6n+2	G6n+6
P13	G5n	G5n+1	R5n	G5n	G5n+1	G7n+2	G7n+6
P14	G6n	G6n+1	R6n	G6n	G6n+1	G6n+3	G6n+7
P15	G7n	G7n+1	R7n	G7n	G7n+1	G7n+3	G7n+7
P16	R0n	R4n	-	_	_	_	
P17	R1n	R5n	_	_	-	_	_
P18	R2n	R6n	_	_	_	_	_
P19	R3n	R7n	_	_	_	_	_
P20	R4n	R4n+1	_	-	-	-	-
P21	R5n	R5n+1	_	-	-	-	-
P22	R6n	R6n+1	-	_	-	-	-
P23	R7n	R7n+1	_	_	-	_	-
+ For inf	ormatic	on only	not reco	mmend	led for n	anel con	nections

The number of bits per pixel is determined as follows:

1bpp: Bits/Pixel=000 or 001 or 16-Frame FRC or 2-Frame FRC with Bits/Pixel=010
2bpp: Not 1bpp and CD=011 (8 Pixels/Clock)
4bpp: Not 1bpp and CD=010 (4 Pixels/Clock)

8bpp: Not 1bpp and CD=001 (2 Pixels/Clock)or Not 1bpp and CD=000 (1 Pixels/Clock)

Valid <u>Color TFT</u> panel shift clock divide settings are:

	Pixels					
	per	TFT	TFT	"B0-n"	"G0-n"	"R0-n"
	Shift	Output	Output	Panel	Panel	Panel
	<u>Clock</u>	<u>Width</u>	Format	Outputs	Outputs	<u>Outputs</u>
000	1	16	5-6-5	P0-4	P5-10	P11-15
		24	8-8-8	P0-7	P8-15	P16-23
001	2	24	4-4-4	P0-3	P8-11	P16-19
				P4-7	P12-15	P20-23

For 2 pixels/shift clock, the first pixel output is on P0-3, 8-11, and 16-19.

For Color STN, valid shift clock divide settings are:

	Pixels Per Clock	Pixels Per Clock
	<u>without</u>	with
	FrameAcceleration	FrameAcceleration
	SS or DD Panels	DD Panels Only
000	1	2
001	2	4
010	4	n/a

For Color STN data, pixel output sequences are controlled by the 'Color STN Pixel Packing' bits (XR53[5-4]) described on the following page (packing may be selected as '3-Bit Pack', '4-Bit Pack', or 'Extended 4-Bit Pack' sometimes referred to in this document as 3bP, 4bP, and X4bP). All cases in the above table can use 3-Bit Pack or 4-Bit Pack. Extended 4-Bit Pack is only used for the single case of 2 pixels per shift clock without frame acceleration. Pixel Packing is not used for EL/Plasma, Monochrome DD, or Color TFT panels so the pixel packing bits should be set to 00 for all panels except color STN.

Shift Clock Divide

The above clock divide ('CD') bits (XR50 bits 6-4) affect <u>both</u> shift clock <u>and</u> data out. XR51[3] (Shift Clock Divide or <u>SD</u>) may be set so that only the shift clock (and not the video data) is further divided by two beyond the setting of XR50 bits 6-4. This has the effect of causing a new pixel to be output on <u>every clock edge</u> (i.e., both rising and falling) instead of just every <u>falling</u> clock edge (the first pixel output on every scan line will be on the rising edge).

Extended 4-Bit Pack for Color STN panels requires that the SD bit (XR51[3]) be set to 1. In all other cases in the Color STN table above, either setting may be used.

[†] For information only, not recommended for panel connection



Color STN Pixel Packing (Pixel Output Order)

For color STN panels, pixel packing must be selected via XR53 bits 5-4:

	<u>Packing</u>	<u>CD Settings Allowable</u>
00	3-Bit Pack	SS: 000, 001, or 010
		DD: 000, 001 (010 w/o FA)
01	4-Bit Pack	SS: 000, 001, or 010
		DD: 000, 001 (010 w/o FA)
11	Ext'd 4-Bit Pack	SS: 001 (8bit panels only)

These settings are valid for color STN panels only (these bits must be set to 00 for monochrome and color TFT panels).

Pixel output order for 3-Bit Pack STN-SS panels without frame acceleration:

	CD=000 (1p/clk)			CD=001 (2p/clk)			CD=010 (4p/clk)					
	Shf(Clk I	Edge		Shi	ft Cl	<u>ock</u> l	Edge	Shi	ft Cl	<u>ock</u>]	Edge
	<u>1st</u>	<u>2nd</u>	<u>3rd</u>	<u>4th</u>	<u>1st</u>	<u>2nd</u>	<u>3rd</u>	<u>4th</u>	<u>1st</u>	<u>2nd</u>	<u>3rd</u>	<u>4th</u>
P0	_	_	_									
P1	R1	R2	R3		R1	R3	R5		R1	R5	R9	
P2	G1	G2	G3		G1	G3	G5		G1	G5	G9	
P3	B1	B2	B 3		B1	B3	B5		B 1	B5	B9	
P4	_	_	_		_	_	_			_	_	
P5	—	—	-		R2	R4	R6		R2	R6	R10	
P6	_	_	_		G2	G4	G6		G2	G6	G10	
P7	—	—	-		B2	B4	B6		B2	B6	B10	
P8	_	_	_		-	_						
P9	—	—	-		—	-	-		R3	R7	R11	
P10	—	_	-		—	-	-		G3	G7	G11	
P11	—	_	-		—	-	-		B3	B7	B11	
P12	_	_	_		_	_	_			_	_	
P13	—	_	-		—	-	-		R4	R8	R12	
P14	—	_	-		—	-	-		G4	G8	G12	
P15	-	-	_		_	-	_		B4	B8	B12	

4b Pack, CD=001Ext'd 4b Pack, CD=001Shift Clock EdgeShift Clock Edge

	<u>1st</u>	<u>2nd</u>	<u>3rd</u>	<u>4th</u>	<u>1st</u>	<u>2nd</u>	<u>3rd</u>	<u>4th</u>	<u>5th</u>	<u>6th</u>	<u>7th</u>
P0	R1	B3	G6		R1	G1	G6	B6	B11	R12	
P1	G1	R4	B6		B1	R2	R7	G7	G12	B12	
P2	B1	G4	R 7		G2	B2	B7	R8	R13	G13	
P3	R2	B4	G7		R3	G3	G8	B8	B13	R14	
P4	G2	R5	B7		B3	R4	R9	G9	G14	B14	
P5	B2	G5	R8		G4	B4	B9	R10	R15	G15	
P6	R3	B5	G8		R5	G5	G10	B10	B15	R16	
P7	G3	R 6	B8		B5	R6	R11	G11	G16	B16	

The pixel sequence for <u>3-bit Pack</u> repeats with either 1, 2, or 4 pixels every shift clock edge depending on the setting of the clock divide (CD) field. The pixel sequence for <u>4-bit Pack</u> repeats with 8 pixels every 3 shift clock edges. The sequence for <u>Extended 4-Bit Pack</u> repeats with 16 pixels every 6 shift clock edges. Extended 4-bit Pack is used only for 8-bit color STN-SS panels. It is <u>not</u> used for color STN <u>DD</u> panels or for <u>16-bit</u> color STN interfaces.

Pixel output order for 4-Bit Pack 8-bit STN DD panels:

Shift Clock Edge					
	<u>1st</u>	<u>2nd</u>	<u>3rd</u>	<u>4th</u>	
Upper					
PÔ	R1	G2	B3		
P1	G1	B2	R4		
P2	B 1	R3	G4		
P3	R2	G3	B4		
Lower	:				
P4	R1	G2	B 3		
P5	G1	B2	R4		
P6	B1	R3	G4		
P7	R2	G3	B4		

The pixel sequence repeats with 8 pixels (4 for each of the upper and lower panels) every 3 shift clock edges. Clock divide must be set to 000 with Frame Acceleration and 001 without Frame Acceleration.

Pixel output order for 16-bit STN panels (4bit Pack):

	STN-SS Panels		STN-DD Panels
	Shift Clock Edge		Shift Clock Edge
	<u>1st</u> 2nd 3rd 4th		1st 2nd 3rd 4th
P0	R1 G6 B11	Upper	
P1	G1 B6 R12	PO	R1 B3 G6
P2	B1 R7 G12	P1	G1 R4 B6
P3	R2 G7 B12	P2	B1 G4 R7
P4	G2 B7 R13	P3	R2 B4 G7
P5	B2 R8 G13	DQ	C2 P5 B7
P6	R3 G8 B13		$B_{2} C_{5} B_{8}$
P7	G3 <u>B8</u> R14	D10	D2 03 K8
P8	B3 R9 G14	D11	C3 P6 B8
P9	R4 G9 B14	1 1 1	03 K0 <u>D0</u>
P10	G4 B9 R15	Lower	<u> </u>
P11	B4 R10G15	P4	R1 B3 G6
P12	R5 G10B15	P5	G1 R4 <u>B6</u>
P13	G5 B10R16	P6	<u>B1</u> G4 R7
P14	B5 R11G16	P7	R2 <u>B4</u> G7
P15	R6 G11 <u>B16</u>	P12	G2 R5 B7
		P13	B2 G5 R8
		P14	R3 B5 G8
		P15	G3 R6 B8

For STN-SS panels the pixel sequence repeats with 16 pixels every 3 shift clock edges (5-1/3 pixels per shift clock edge). Clock divide must be set to 010.

For STN-DD panels the pixel sequence repeats with 16 pixels (8 for each of the upper and lower panels) every 3 shift clock edges (2-2/3 pixels per shift clock edge per panel). Clock divide must be set to 001 with Frame Acceleration and 010 without Frame Acceleration.



Output Signal Timing

LP Signal Timing

LP output polarity is controlled by XR54[6] (0=positive, 1=negative). Setting XR4F bit-7, however, causes the LP pin to output flat panel BLANK# / DE instead of the normal LP signal (and all other LP timing control parameters will be ignored). Some panels (e.g., Plasma and EL) require LP to be active during vertical blank time. XR51[7] may be set to enable this. Otherwise LP pulses are not generated during vertical blank.

FLM Output Signal Timing

FLM signal output polarity is controlled by XR54[7] (0=positive, 1=negative).

BLANK#/DE Output Signal Timing

The polarity of the BLANK# / DE output (if selected for output on M, LP, or FLM as indicated above) may be controlled by XR54[0] (0=positive, 1=negative). XR54[1] selects whether BLANK# / DE outputs both H and V (0) or just H (1). XR51[2] selects whether BLANK# / DE is generated from CRT Blank or Flat Panel Blank.

SHFCLK Output Signal Timing

XR51[5] (Shift Clock Mask or <u>SM</u>) may be set to force the shift clock output low outside the display enable interval.

Pixel Timing Diagrams

Pixel output timing sequences are shown for the following panel configurations:

1) SS Monochrome Plasma/EL

Single Panel-Single Drive (Panel Type = 00) Plasma/ELPanel 2 pixels/shift clock, 4 bits/pixel (CD = 001)

2) DD Monochrome LCD

Dual Panel-Double Drive (Panel Type = 11) Monochrome LCD Panel 8 pixels/shiftclk, 1bit/pixel, CD = 011 (010 with FB) 16 pixels/shiftclk, 1bit/pixel, CD = 100 (011 with FB)

3) SS Color TFT LCD

Single Panel-Single Drive (Panel Type = 00) Color TFT LCD Panel 4/5/6/8 bits/color/pixel (12/16/18/24 bits total) 1 pixel/shift clock, 16-bit 5-6-5 RGB, CD=000 1 pixel/shift clock, 24-bit 8-8-8 RGB, CD=000 2 pixels/shift clock, 24-bit 4-4-4 RGB, CD=001

4) <u>SS Color STN LCD</u>

Single Panel-Single Drive (Panel Type = 00) Color STN LCD Panel 1 bit/color/pixel (3 bits total) 1-1-1 RGB 1 pixel/shiftclk (3bit), CD=000 2 pixels/shiftclk (6bit), CD=001 2-2/3 pixels/shift clock (8bit), CD=010 5-1/3 pixels/shift clock (8bit), CD=010, SD=1 5-1/3 pixels/shift clock (16bit), CD=010

5) DD Color STN LCD

Dual Panel-Dual Drive (Panel Type = 11) Color STN LCD Panel All timings = 1 bit/color/pixel (3 bits total) RGB 2-2/3 pixels/shift clock (8-bit), CD=001 5-1/3 pixels/shift clock (16-bit), CD=010





† EL panels use the rising edge of SHFCLK to clock in panel data, so the SHFCLK output from the 65548 must be inverted prior to driving the panel

Panel Timing - Monochrome 16-Gray-Level EL / Plasma 8-Bit Interface





FA = Frame Accelerator (Imbedded or External)

Panel Timing - Monochrome LCD DD 8-Bit Interface







FA = Frame Accelerator (Embedded or External)

Panel Timing - Monochrome LCD DD 16-Bit Interface



DCLK		
SHFCLK		
PO	X B0(0) X B1(0) X	B 0(0) X B2(0) X
P1	X B0(1) X B1(1) X	X B0(1) X B2(1) X
P2	X B0(2) X B1(2) X	X B0(2) X B2(2) X
P3	X B0(3) X B1(3) X	X B1(0) X B3(0) X
P4	X B0(4) X B1(4) X	X B1(1) X B3(1) X
P5	\mathbf{X} G0(0) \mathbf{X} G1(0) \mathbf{X}	X B1(2) X B3(2) X
P6	χ G0(1) χ G1(1) χ	X G0(0) X G2(0) X
P7	X G0(2) X G1(2) X	X G0(1) X G2(1) X
P8	χ G0(3) χ G1(3) χ	X G0(2) X G2(2) X
P9	χ G0(4) χ G1(4) χ	X G1(0) X G3(0) X
P10	χ G0(5) χ G1(5) χ	χ G1(1) χ G3(1) χ
P11	X R0(0) X R1(0) X	X G1(2) X G3(2) X
P12	X R0(1) X R1(1) X	X R0(0) X R2(0) X
P13	X R0(2) X R1(2) X	X R0(1) X R2(1) X
P14	X R0(3) X R1(3) X	X R1(0) X R3(0) X
P15	X R0(4) X R1(4) X	$\begin{array}{c c} X \\ \hline X \\ \hline R1(1) \\ \hline X \\ \hline R3(1) \\ \hline X \\ \hline \end{array}$
CD: FRC: Bits / Pixel: Pixel Format: DataWidth:	000 (1 Pixel / Clock) 10 (2 Frame) 110 (6 bits/pixel) 5-6-5 RGB 16-Bit †	001 (2 Pixels / Clock) 10 (2-Frame) 011 (3 bits/pixel) 2-3-3 RGB 16-Bit †

† Panels with 9 or 12-bit data interfaces would use this setting and only connect to the msbs of each color

Panel Timing - Color LCD TFT 9/12/16-Bit Interface



DCLK		
SHFCLK		
P0	X B0(0) X B1(0) X	X B0(0) X B2(0) X
P1	X B0(1) X B1(1) X	X B0(1) X B2(1) X
P2	X B0(2) X B1(2) X	X B0(2) X B2(2) X
P3	X B0(3) X B1(3) X	X B0(3) X B2(3) X
P4	X B0(4) X B1(4) X	X B1(0) X B3(0) X
P5	X B0(5) X B1(5) X	X B1(1) X B3(1) X
P6	X B0(6) X B1(6) X	X B1(2) X B3(2) X
P7	X B0(7) X B1(7) X	X B1(3) X B3(3) X
P8	X G0(0) X G1(0) X	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
P9	X G0(1) X G1(1) X	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
P10	X G0(2) X G1(2) X	X G0(2) X G2(2) X
P11	X G0(3) X G1(3) X	X G0(3) X G2(3) X
P12	X G0(4) X G1(4) X	X G1(0) X G3(0) X
P13	X G0(5) X G1(5) X	$\begin{array}{c c} & & & \\ \hline \hline & & & \\ \hline \\ \hline$
P14	X G0(6) X G1(6) X	X G1(2) X G3(2) X
P15	X G0(7) X G1(7) X	X G1(3) X G3(3) X
P16	X R0(0) X R1(0) X	X R0(0) X R2(0) X
P17	X R0(1) X R1(1) X	X R0(1) X R2(1) X
P18	X R0(2) X R1(2) X	X R0(2) X R2(2) X
P19	X R0(3) X R1(3) X	X R0(3) X R2(3) X
P20	X R0(4) X R1(4) X	X R1(0) X R3(0) X
P21	X R0(5) X R1(5) X	$\begin{array}{c c} X \\ \hline X \\ \hline R1(1) \\ \hline X \\ \hline R3(1) \\ \hline X \\ \hline \end{array}$
P22	X R0(6) X R1(6) X	X R1(2) X R3(2) X
P23	X R0(7) X R1(7) X	X R1(3) X R3(3) X
CD: FRC: Bits / Pixel: Pixel Format: DataWidth:	000 (1 Pixel / Clock) 00 (no FRC) 111(8 bits/pixel) 8-8-8 RGB 24-Bit †	001 (2 Pixels / Clock) 10 (2-Frame) 100/101 (4 or 5 bits/pixel) 4-4-4 RGB 24-Bit †

† Panels with 18-bit data interfaces would use this setting and only connect to the msbs of each color

Panel Timing - Color LCD TFT 18/24-Bit Interface





DCLK					
IDCLK					
IDCLK/2					
SHFCLKU (Pin 70)		▼			,
SHFCLKL (Pin 81)	¥				
P0 X R1	X G1	G6 X	<u>B6</u>	B11	X R12
P1 X B1	X R2	(<u> </u>	G7 X	G12	X B12
P2 X G2	X B2	B 7 X	X	R13	X G13
P3 X R3	K G3	G8 X	в8 Х	B13	X R14
P4 X B3	X R4	(<u>R</u> 9)	G9 🗙	G14	X B14
P5 X G4	X B4	(В9)	R10 X	R15	X G15
P6 X R5	G5	G10	B10 X	B15	X R16
P7 X B5	X R6	R 11	G11 X	G16	B16

PT:	00 (SS Panel)	
CD:	010 (5-1/3 Pixels / Clock)	16 Pixels are
FRC:	01 (16-Frame)	transferred
Pixel Packing:	11 (Extended 4-Bit Pack)	every 16 dot clocks
Bits / Pixel:	100 (4 bits / pixel)	(6 shift clock edges)
Frame Buffer/Acceleration:	Disabled/Disabled	

Panel Timing - Color LCD STN 8-Bit (Extended 4-Bit Pack) Interface



DCLK								
IDCLK								
SHFCLK (IDCLK/2)	¥	¥		▼		▼	↓
P0	X	R1	X G6	χ_	B11	R17	G22	B27
P1	Χ	G1	Х Вб	X	R12	(G17)	B22	R28
P2	Χ	B1	X R7	X	G12	(B17)	R23	G28
P3	Χ	R2	X G7	X	B12	(R18)	G23	B28
P4	Χ	G2	Х В7	X	R13	G18	B23	R29
P5	Χ	B2	X R8	X	G13	B18	R24	G29
P6	Χ	R3	X G8	X	B13	R19	G24	B29
P7	Χ	G3	Х В8	X	R14	G19	B24	R30
P8	Χ	B3	X R9	X	G14	B19	R25	G30
P9	Χ	R4	X G9	X	B14	(R20)	G25	B30
P10	Χ	G4	Х В9	X	R15	G20	B25	R31
P11	Χ	B4	X R10	X	G15	(B20)	R26	G31
P12	Χ	R5	X G10	X	B15	(R21)	G26	B31
P13	Χ	G5	X B10	X	R16	G21	B26	R32
P14	Χ	B5	X R11	X	G16	(B21)	R27	G32
P15	Χ	R6	X G11	X	B16	(R22)	G27	B32

PT:	00 (SS Panel)
CD:	010 (5-1/3 Pixels / Clock)
FRC:	01 (16-Frame)
Pixel Packing:	01 (4-Bit Pack)
Bits / Pixel:	100 (4 bits / pixel)
Frame Buffer/Acceleration:	Disabled/Disabled

Panel Pixel Timing - Color LCD STN 16-Bit (4-Bit Pack) Interface



DCLK _						
SHFCLK (IDCLK) —			▼		▼	▼
P0	X R(1,1) X	G(2,1)	B(3,1)	X R(5,1) X	G(6,1)	
P1	$\mathbf{X} = \mathbf{G}(1,1)$	B(2,1)	R(4,1)	X G(5,1) X	B(6,1)	
P2	X B(1,1)	R(3,1)	G(4,1)	X B(5,1) X	R(7,1)	
P3	$\mathbf{X} = \mathbf{R}(2,1)$	G(3,1)	B(4,1)	X R(6,1) X	G(7,1)	
P4	X R(1,241)	G(2,241)	B(3,241)	X R(5,241)	G(6,241)	
P5	X G(1,241)	B(2,241)	R(4,241)	X G(5,241) X	B(6,241)	
P6	X B(1,241)	R(3,241)	G(4,241)	X B(5,241)	R(7,241)	
P7	X R(2,241)	G(3,241)	B(4,241)	X R(6,241)	G(7,241)	
		PT:	11 (DD Pa	inel)		
		CD: FRC:	000 (2-2/3 Pixel 01 (16-Fra	s / Clock)		
		Bits / Pixel:	100 (4 bits/i)	pixel)		
		Pixel Packing:	01 (4-Bit F	Pack)		
	FrameBuf	fer/Acceleration:	Enabled/En	nabled		

8 Pixels (4 each for the upper and lower panels) are transferred every 4 Dot Clocks (3 Shift Clock Edges)

Panel Pixel Timing - Color LCD STN-DD 8-Bit (4-Bit Pack) Interface - With Frame Acceleration



DCLK						
IDCLK						
SHFCLK (IDCLK/2)		↓			. ▼	
P0	$\mathbf{X} = \mathbf{R}(1,1)$	G(2,1)	B (3,1)	R(5,1)	G(6,1)	
P1	(1,1)	B(2,1)	R(4,1)	G(5,1)	B (6,1)	
P2	X B(1,1)	R(3,1)	G(4,1)	B(5,1)	R (7,1)	
P3	$\mathbf{X} = \mathbf{R}(2,1)$	G(3,1)	B(4,1)	R(6,1)	G (7,1)	
P4	X R(1,241)	G(2,241)	B(3,241)	R(5,241)	G(6,241)	
P5	X G(1,241)	B(2,241)	R(4,241)	G(5,241)	B(6,241)	
P6	X B(1,241)	R(3,241)	G(4,241)	B(5,241)	R(7,241)	
P7	X R(2,241)	G(3,241)	B(4,241)	R(6,241)	G(7,241)	
	PT: 11 (DD Panel)					
		FRC:	001 (2-2/3 Fixels / C) 01 (16-Frame)	-10CK)		
		Bits / Pixel:	100 (4 bits/pixe	1)		
		Pixel Packing:	01 (4-Bit Pack	.)		
	FrameBuff	er/Acceleration:	Enabled/Disable	ed		

8 Pixels (4 each for the upper and lower panels) are transferred every 8 Dot Clocks (3 Shift Clock Edges)

Panel Pixel Timing - Color LCD STN-DD 8-Bit (4-Bit Pack) Interface - Without Frame Acceleration



	®	
L		

DCLK							
IDCLK							
SHFCLK (IDCLK /2)		▼				•	
P0	X R(1,1)	B(3,1)	_X_	G(6,1)	R (9,1)	B(11,1)	_X
P1	X G(1,1) X	R(4,1)	_X_	B(6,1)	G(9,1)	R(12,1)	_X
P2	X B(1,1) X	G(4,1)	_X_	R(7,1)	B (9,1)	G(12,1)	_X
P3	X R(2,1) X	B(4,1)	_X_	G(7,1)	R (10,1)	B(12,1)	_X
P4	X R(1,241) X	B(3,241)	_X_	G(6,241)	R(9,241)	B(11,241)	_X
P5	X G(1,241) X	R(4,241)	_X_	B(6,241)	G(9,241)	R(12,241)	_X
P6	X B(1,241) X	G(4,241)	_X_	R(7,241)	B (9,241)	G(12,241)	_X
P7	X R(2,241) X	B(4,241)	_X_	G(7,241)	R(10,241)	B(12,241)	_X
P8	X G(2,1) X	R(5,1)	_X_	B(7,1)	G(10,1)	R(13,1)	_X
P9	X B(2,1) X	G(5,1)	_X_	R(8,1)	B (10,1)	G(13,1)	_X
P10	X R(3,1) X	B(5,1)	_X_	G(8,1)	R (11,1)	B(13,1)	_X
P11	X G(3,1) X	R(6,1)	_X_	B(8,1)	G(11,1)	R(14,1)	_X
P12	X G(2,241) X	R(5,241)	_X_	B(7,241)	G(10,241)	R(13,241)	_X
P13	X B(2,241) X	G(5,241)	_X_	R(8,241)	B(10,241)	G(13,241)	_X
P14	X R(3,241) X	B(5,241)	_X_	G(8,241)	R(11,241)	B(13,241)	_X
P15	X G(3,241) X	R(6,241)	_X_	B(8,241)	G(11,241)	R(14,241)	_X
		PT: CD: FRC: Pixel Packing: Bits / Pixel:	00	11 (DD Panel 01 (5-1/3 Pixels / 0 01 (16-Frame 01 (4-Bit Pack 100 (4 bits / pix) Clock)) x) xel)		
	Frame Buffer	/Acceleration		Enabled/Enable	led		

16 Pixels (8 each for the upper and lower panels) are transferred every 8 Dot Clocks (3 Shift Clock Edges)

Panel Pixel Timing - Color LCD STN-DD 16-Bit (4-Bit Pack) Interface - With Frame Acceleration



DCLK			
IDCLK			
IDCLK /2			
SHFCLK (IDCLK /4)			\
P0	R (1,1)	X B(3,1)	X G(6,1)
P1		X R(4,1)	X B(6,1)
P2	B(1,1)	X G(4,1)	X R(7,1)
P3	R (2,1)	X B(4,1)	X G(7,1)
P4	R (1,241)	X B(3,241)	X G(6,241)
P5	G (1,241)	X R(4,241)	B(6,241)
P6	B(1,241)	X G(4,241)	X R(7,241)
P7	R(2,241)	X B(4,241)	X G(7,241)
P8	G(2,1)	X R(5,1)	B (7,1)
P9	B(2,1)	X G(5,1)	X R(8,1)
P10	R(3,1)	X B(5,1)	X G(8,1)
P11	G(3,1)	X R(6,1)	X B(8,1)
P12	G(2,241)	X R(5,241)	X B(7,241)
P13	B(2,241)	X G(5,241)	X R(8,241)
P14	R(3,241)	X B(5,241)	X G(8,241)
P15	G(3,241)	X R(6,241)	X B(8,241)
	PT: CD: FRC: Pixel Packing: Bits / Pixel: FrameBuffer/Acceleration:	11 (DD Panel) 010 (5-1/3 Pixels / Clock) 01 (16-Frame) 01 (4-Bit Pack) 100 (4 bits / pixel) Enabled/Disabled	

16 Pixels (8 each for the upper and lower panels) are transferred every 16 Dot Clocks (3 Shift Clock Edges)

Panel Pixel Timing - Color LCD STN-DD 16-Bit (4-Bit Pack) Interface - Without Frame Acceleration



Programming and Parameters

GENERAL PROGRAMMING HINTS

The values presented in this section make certain assumptions about the operating environment. The flat panel clock ('dot clock') is assumed to be generated by the internal clock synthesizer. The values programmed into the SmartMapTM control registers (XR61 and XR62) give a threshold of 3 with foreground and background shift of 3 but SmartMapTM is turned off. To enable it, set XR61 bit-0 = 1. The 65548 provides programmability of the gray scaling algorithm by adjusting 'm' and 'n' polynomial values in extended register 6E.

The horizontal parameter values presented here are the minimum required for each panel type. For high resolution panels, these parameters may be changed to suit the panel size. The horizontal values equal the number of characters clocks output per line. In dual drive panels this value includes both panels. Therefore, the horizontal values are double those expected.

Due to pipelining of the horizontal counters, certain sync or blank values may result in no display. Generally, the horizontal blank start must equal the display end and the blank end must equal the horizontal total. The horizontal sync start and end values have a wide range of acceptable values. The 65548 also has the versatility to program an LP delay to aid in interfacing to panels with a wide variety of timing requirements.

In order to program the 65548 for simultaneous display, two FLM signals are required. The first shorter FLM will match the normal FLM frequency as the data is displayed on the first half of the CRT display data. The second FLM will be longer to allow for the CRT blank time. The FLM delay is programmed in XR2C and should be equal to the CRT blank time - FLM front porch - FLM width.

For flat panel types and sizes not presented here, start with the parameters for a panel that most closely resembles the target panel. Adjust the flat panel configuration registers as needed and adjust the horizontal and vertical parameters as needed. Adaption to a non-standard panel is usually a trial and error process.

These parameters are recommended by Chips and Technologies, Inc. for the 65548. They have been tested on several different flat panel displays. Customers should feel free to test other register values to improve the screen appearance or to customize the 65548 for other flat panel displays.



EXTENSION REGISTER VALUES

The 65548 controller can be programmed for a wide variety of flat panels, compensation techniques and backwards compatibility. The following pages provide the following 65548 Extension Register Value tables:

<u>Table</u> #1 #2	Extension <u>Registers</u> Minimum Additional	Display Type Description Parameters for Initial Boot (Analog CRT VGA Mode) Parameters for Emulation Modes	Panels
#3	Additional	640x480 Monochrome LCD-DD (Panel Mode Only)	Epson EG-9005F-LS Citizen G6481L-FF Sharp LM64P80 Sanyo LCM-6494-24NTK Hitachi LMG5364XUFC
#4	Additional	640x480 Monochrome LCD-DD (Simultaneous Mode Displa	ay)
#5	Additional	640x480 Color TFT LCD (Panel Mode Only)	Hitachi TX26D02VC2AA Sharp LQ9D011 Toshiba LTM-09C015-1
#6	Additional	640x480 Color TFT LCD (Simultaneous Mode Display)	
#7	Additional	640x480 Color STN-SS LCD - 4-Bit Pack (Panel Mode & Simultaneous Mode Display)	Sanyo LM-CK53-22NEZ Sanyo LCM5327-24NAK Sanyo LCM5330
#8	Additional	640x480 Color STN-SS LCD - Extended 4-Bit Pack	Sharp LM64C031
#9	Additional	640x480 Color STN-DD LCD - 16-Bit Interface (Panel & Simultaneous Mode Display)	Sharp LM64C08P Sanyo LCM5331-22NTK Hitachi LMG9721XUFC Toshiba TLX-8062S-C3X Optrex DMF-50351NC-FW
#10 #11	Additional Additional	640x480 16 Internal Gray Scale Plasma 640x480 16 Internal Gray Scale EL	Matsushita S804 Sharp LJ64ZU50
Table #	1 specifian ana	ies the <u>minimum</u> Extension Register values required for the 65 log CRT monitor.	548 to boot to VGA mode on
<u>Table #</u>	2 specif: <u>MDA</u> with tl #2 (sh	ies the <u>additional</u> Extension Register values required for <u>er</u> <u>backwards compatibility modes</u> . The registers in Table #2 s he registers specified in Table #1. For registers listed in both own in bold text).	nulation of EGA, CGA, and should be used in conjunction tables, use the values in Table

Tables #3-11specify the additional Extension Register values required to support various panels. The registers
in Tables #3-11 should be used in conjunction with the registers specified in Table #1 (and
optionally Table #2). For registers listed in more than one table, use the values in Tables #3-11
(shown in bold text).



Table #1 - Parameters for Initial Boot

Initial Boot-Up Extension Register Values for VGA Display on an Analog CRT Monitor

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR02	01	CPU Interface Control 1	
XR04	A1	Memory Control 1	Note 1
XR05	00	Memory Control 2	
XR06	00	Palette Control	
XR08	00	Linear Addressing Base	
XR0B	00	CPU Paging	
XR0C	00	Start Address Top	
XR0D	00	Auxiliary Offset	
XR0E	80	Text Mode Control	
XR0F	10	Software Flags 0	Note 2
XR10	00	Single/Low Map	
XR11	00	High Map	
XR14	00	Emulation Mode	
XR15	00	Write Protect	
XR16	00	Vertical Overflow	
XR17	00	Horizontal Overflow	
XR1E	00	Alternate Offset	
XR1F	00	Virtual EGA Switch	
XR24	12	Alternate Max Scanline	
XR25	59	Horizontal Virtual Panel Size	
XR28	80	Video Interface	
XR29	4C	Half Line Compare	
XR2B	00	Software Flags 1	Note 2
XR30	03	Clock Divide Control	(Initialize Memory Clock)
XR31	6B	Clock M-Divisor	(Initialize Memory Clock)
XR32	3C	Clock N-Divisor	(Initialize Memory Clock)
XR33	20	Clock Control	(Initialize Memory Clock)
XR30	03	Clock Divide Control	(Initialize Clock 2)
XR31	4E	Clock M-Divisor	(Initialize Clock 2)
XR32	59	Clock N-Divisor	(Initialize Clock 2)
XR33	00	Clock Control	(Initialize Clock 2)
XR44	10	Software Flags 2	Note 2
XR45	00	Software Flags 3	Note 2
XR51	63	Display Type	
XR52	40	Power Down Control	
XR53	00	Panel Format 3	
XR54	32	Panel Interface	
XR5F	06	Power Down Mode Refresh	
XR60	88	Blink Rate Control	
XR61	2E	SmartMap TM Control	
XR62	07	SmartMap TM Shift Parameter	
XR63	41	SmartMap [™] Color Mapping Control	
XR70	80	Setup / Disable Control	
XR72	24	External Device I/O	

Note: 1) Memory Control Register 1 is automatically re-programmed with the proper display memory configuration by the BIOS
2) The Software Flag Registers are used by the BIOS and should not be re-programmed



Table #2 - ParametersforEmulationModes

Extension Register Values for CRT-Only, Panel-Only, & Simultaneous CRT / Panel Display

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR14 XR15	00 18	Emulation Mode Write Protect	EGA Emulation EGA Emulation
<u>Register</u>	<u>Value (in Hex)</u>	Register	Comments
XR14 XR15 XR18 XR19 XR1A XR1B XR1C XR1D XR1E XR1E XR7E	01 0D 27 2B A0 2D 28 10 14 30	Emulation Mode Write Protect Alternate Horizontal Display Enable End Alternate Horizontal Retrace Start Alternate Horizontal Retrace End Alternate Horizontal Total Alternate Horizontal Blanking Start Alternate Horizontal Blanking End Alternate Offset CGA Color Select	CGA Emulation CGA Emulation CGA Emulation CGA Emulation CGA Emulation CGA Emulation CGA Emulation CGA Emulation CGA Emulation CGA Emulation
<u>Register</u>	<u>Value (in Hex)</u>	Register	<u>Comments</u>
XR14 XR15 XR7E	52 0D 0F	Emulation Mode Write Protect CGA Color Select	MDA Emulation MDA Emulation MDA Emulation
<u>Register</u>	<u>Value (in Hex)</u>	Register	<u>Comments</u>
XR0D XR14 XR15	02 52 0D	Auxiliary Offset Emulation Mode Write Protect	Emulation Emulation Emulation
XR18	59	Alternate Horizontal Display Enable End	Emulation
XR19	60	Alternate Horizontal Retrace Start	Emulation
XR1A	8F	Alternate Horizontal Retrace End	Emulation
XKIB VD1C	6E	Alternate Horizontal I otal	Emulation
XKIC VD1D	5U 21	Alternate Horizontal Blanking Start	Emulation Emulation
AKID VD1F	31 16	Alternate Offset	Emulation
XR7E	0F	CGA Color Select	Emulation

Note: 1) **Bold** text indicates registers with values different from those shown in Table #1 2) Non-bold text indicates additional registers (not included in Table #1)



Table #3 - Parameters for 640x480 Monochrome LCD-DD Panels (Panel Mode Only)

Extension Register Values for Epson EG9005F-LS Citizen G6481L-FF Sharp LM64P80 Sanyo LCM-6494-24NTK Hitachi LMG5364XUFC

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR06	02	Palette Control	Disable Internal DAC
XR19	57	Alternate Horizontal Sync Start	
XR1A	19	Alternate Horizontal Sync End	
XR1B	59	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	04	FLM Delay	
XR2D	50	LP Delay (CMPR enabled)	
XR2E	50	LP Delay (CMPR disabled)	
XR2F	00	LP Width	
XR4F	44	Panel Format 2	
XR50	25	Panel Format 1	
XR51	67	Display Type	
XR52	41	Power Down Control	
XR53	0 C	Panel Format 3	
XR54	3A	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	E4	Alternate Vertical Total	
XR65	07	Alternate Overflow	
XR66	EO	Alternate Vertical Sync Start	
XR67	01	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	00	Programmable Output Drive	
XR6E	26	Polynomial FRC Control Register	Optimize for best display quality
XR6F	1B	Frame Buffer Control	

Note: 1) Bold text indicates registers with values different from those shown in Table #12) Non-bold text indicates additional registers (not included in Table #1)



Table #4 - Parameters for 640x480 Monochrome LCD-DD Panels (Simultaneous Mode Display)

Extension Register Values for Epson EG9005F-LS Citizen G6481L-FF Sharp LM64P80 Sanyo LCM-6494-24NTK Hitachi LMG5364XUFC

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	Comments
XR19	55	Alternate Horizontal Sync Start	
XR1A	00	Alternate Horizontal Sync End	
XR1B	5F	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	21	FLM Delay	
XR2D	50	LP Delay (CMPR enabled)	
XR2E	50	LP Delay (CMPR disabled)	
XR2F	00	LP Width	
XR4F	44	Panel Format 2	
XR50	25	Panel Format 1	
XR51	67	Display Type	
XR52	41	Power Down Control	
XR53	0 C	Panel Format 3	
XR54	3A	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	0B	Alternate Vertical Total	
XR65	26	Alternate Overflow	
XR66	EA	Alternate Vertical Sync Start	
XR67	0C	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	26	Polynomial FRC Control Register	Optimize For LCD
XR6F	1B	Frame Buffer Control	

Note: 1) Bold text indicates registers with values different from those shown in Table #1 2) Non-bold text indicates additional registers (not included in Table #1)



Table #5 - Parameters for 640x480 Color TFT Panels (Panel Mode Only)

Extension Register Values for Hitachi TX26D02VC2AA Sharp LQ9D011 (set to accommodate the DE signal) Toshiba LTM-09C015-1

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR06	C2	Palette Control	Color Reduction
XR19	56	Alternate Horizontal Sync Start	
XR1A	13	Alternate Horizontal Sync End	
XR1B	5F	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	04	FLM Delay	
XR2D	4F	LP Delay (CMPR enabled)	
XR2E	4F	LP Delay (CMPR disabled)	
XR2F	0F	LP Width	
XR4F	44	Panel Format 1	
XR50	02	Panel Format 2	
XR51	C4	Display Type	
XR52	41	Power Down Control	
XR53	0C	Panel Format 3	
XR54	FA	Panel Interface	Set to F9 for Toshiba color panels
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M(ACDCLK) Control	
XR64	01	Alternate Vertical Total	
XR65	26	Alternate Overflow	
XR66	DF	Alternate Vertical Sync Start	
XR67	OC	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	BD	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	

Note: 1) **Bold** text indicates registers with values different from those shown in Table #1 2) Non-bold text indicates additional registers (not included in Table #1)



Table #6 - Parameters for 640x480 Color TFT Panels (Simultaneous Mode Display)

Extension Register Values for Hitachi TX26D02VC2AA Sharp LQ9D011 (set to accommodate the DE signal) Toshiba LTM-09C015-1

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR06	CO	Palette Control	Color Reduction
XR19	55	Alternate Horizontal Sync Start	
XR1A	00	Alternate Horizontal Sync End	
XR1B	5F	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	00	FLM Delay	
XR2D	4F	LP Delay (CMPR enabled)	
XR2E	4F	LP Delay (CMPR disabled)	
XR2F	0F	LP Width	
XR4F	44	Panel Format 2	
XR50	02	Panel Format 1	
XR51	C4	Display Type	
XR52	41	Power Down Control	
XR53	0 C	Panel Format 3	
XR54	FA	Panel Interface	Set to F9 for Toshiba color panels
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	0C	Alternate Vertical Total	
XR65	26	Alternate Overflow	
XR66	EA	Alternate Vertical Sync Start	
XR67	0C	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	BD	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	

Note: 1) **Bold** text indicates registers with values different from those shown in Table #1 2) Non-bold text indicates additional registers (not included in Table #1)



Table #7 - Parameters for 640x480 Color STN-SS Panels with 16-Bit Interface 4-Bit Pack (Panel & Simultaneous Mode Display)

Extension Register Value	ues for Sanyo LM-CK53-22NEZ
C	Sanyo LCM5327-24NAK
	Sanyo LCM5330

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR06	C2	Palette Control	C0 for Simultaneous Display
XR19	56	Alternate Horizontal Sync Start	55 for Simultaneous Display
XR1A	19	Alternate Horizontal Sync End	00 for Simultaneous Display
XR1B	59	Alternate Horizontal Total	5F for Simultaneous Display
XR1C	4F	Horizontal Panel Size	
XR2C	04	FLM Delay	22 for Simultaneous Display
XR2D	5C	LP Delay (CMPR enabled)	62 for Simultaneous Display
XR2E	5C	LP Delay (CMPR disabled)	62 for Simultaneous Display
XR2F	5C	LP Width	60 for Simultaneous Display
XR4F	44	Panel Format 1	
XR50	25	Panel Format 2	
XR51	C4	Display Type	
XR52	41	Power Down Control	
XR53	1C	Panel Format 3	
XR54	3A	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR50	10	Panel Format 1	
XR5E	80	M (ACDCLK) Control	
XR64	E4	Alternate Vertical Total	0B for Simultaneous Display
XR65	07	Alternate Overflow	26 for Simultaneous Display
XR66	El	Alternate Vertical Sync Start	EA for Simultaneous Display
XR67	02	Alternate Vertical Sync End	OC for Simultaneous Display
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	61	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	

Note: 1) **Bold** text indicates registers with values different from those shown in Table #1 2) Non-bold text indicates additional registers (not included in Table #1)



Table #8 - Parameters for 640x480 Color STN-SS Panels with 8-Bit Interface (Extended 4-Bit Pack)

Extension Register Values for Sharp LM64C031

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR06	C2	Palette Control	C0 simultaneous mode
XR19	56	Alternate Horizontal Sync Start	55 simultaneous mode
XR1A	00	Alternate Horizontal Sync End	
XR1B	59	Alternate Horizontal Total	5F simultaneous mode
XR1C	4F	Horizontal Panel Size	
XR2C	02	FLM Delay	2B simultaneous mode
XR2D	50	LP Delay (CMPR enabled)	
XR2E	50	LP Delay (CMPR disabled)	
XR2F	00	LP Width	
XR4F	44	Panel Format 2	
XR50	15	Panel Format 1	
XR51	6C	Display Type	
XR52	41	Power Down Control	
XR53	3 C	Panel Format 3	
XR54	3A	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	E8	Alternate Vertical Total	15 simultaneous mode
XR65	07	Alternate Overflow	26 simultaneous mode
XR66	El	Alternate Vertical Sync Start	EA simultaneous mode
XR67	02	Alternate Vertical Sync End	OC simultaneous mode
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	36	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	

Note: 1) **Bold** text indicates registers with values different from those shown in Table #1 2) Non-bold text indicates additional registers (not included in Table #1)



Table #9 - Parameters for 640x480 Color STN-DD Panels with 16-Bit Interface with Frame Acceleration (Panel & Simultaneous Mode Display)

Extension Register Values for Sharp LM64C08P Sanyo LCM5331-22NTK

Hitachi LMG9721XUFC Toshiba TLX-8062S-C3X Optrex DMF-50351NC-FW

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR06	C2	Palette Control	
XR19	57	Alternate Horizontal Sync Start	
XR1A	19	Alternate Horizontal Sync End	
XR1B	59	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	15	FLM Delay	22 for no frame acceleration
XR2D	50	LP Delay (CMPR enabled)	9E for no frame acceleration
XR2E	50	LP Delay (CMPR disabled)	
XR2F	00	LP Width	
XR4F	04	Panel Format 1	
XR50	25	Panel Format 2	35 for no frame acceleration
XR51	67	Display Type	
XR52	41	Power Down Control	
XR53	1C	Panel Format 3	
XR54	3A	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	1F	Vertical Line Replication	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	0B	Alternate Vertical Total	
XR65	07	Alternate Overflow	
XR66	EA	Alternate Vertical Sync Start	
XR67	0C	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	33	Polynomial FRC Control	Optimize for best display quality.
XR6F	1B	Frame Buffer Control	9F for external frame buffer with frame acceleration. 99 for external frame buffer without frame acceleration.

Note: 1) **Bold** text indicates registers with values different from those shown in Table #1

2) Non-bold text indicates additional registers (not included in Table #1)



Table #10 - Parameters for 640x480 Plasma Panels with 16 Internal Gray Levels

Extension Register Values for Matsushita S804

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR19	60	Alternate Horizontal Sync Start	
XR1A	00	Alternate Horizontal Sync End	
XR1B	60	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	04	FLM Delay	
XR2D	62	LP Delay (CMPR enabled)	
XR2E	6D	LP Delay (CMPR disabled)	
XR2F	08	LP Width	
XR4F	04	Panel Format 1	
XR50	17	Panel Format 2	
XR51	C4	Display Type	
XR52	41	Power Down Control	
XR53	0C	Panel Format 3	
XR54	39	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	0D	Alternate Vertical Total	
XR65	26	Alternate Overflow	
XR66	E8	Alternate Vertical Sync Start	
XR67	0A	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	0D	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	

Note: 1) **Bold** text indicates registers with values different from those shown in Table #1 2) Non-bold text indicates additional registers (not included in Table #1)


Table #11 - Parameters for 640x480 EL Panels with 16 Internal Gray Levels

Extension Register Values for Sharp LJ64ZU50

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR19	52	Alternate Horizontal Sync Start	
XR1A	15	Alternate Horizontal Sync End	
XR1B	54	Alternate Horizontal Total	
XR1C	4F	Horizontal Panel Size	
XR2C	0C	FLM Delay	
XR2D	4F	LP Delay (CMPR enabled)	
XR2E	4E	LP Delay (CMPR disabled)	
XR2F	81	LP Width	
XR4F	04	Panel Format 1	
XR50	17	Panel Format 2	
XR51	44	Display Type	
XR52	41	Power Down Control	
XR53	0 C	Panel Format 3	
XR54	F9	Panel Interface	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	84	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5B	8F	Power Sequencing Delay	
XR5D	10	FP Diagnostic	
XR5E	80	M (ACDCLK) Control	
XR64	F0	Alternate Vertical Total	
XR65	07	Alternate Overflow	
XR66	E5	Alternate Vertical Sync Start	
XR67	05	Alternate Vertical Sync End	
XR68	DF	Vertical Panel Size	
XR6C	02	Programmable Output Drive	
XR6E	9D	Polynomial FRC Control	Optimize for best display quality
XR6F	00	Frame Buffer Control	

Note: 1) **Bold** text indicates registers with values different from those shown in Table #1 2) Non-bold text indicates additional registers (not included in Table #1)





Application Schematic Examples

This section includes three groups of schematics showing various 65548 interface examples:

1) Bus Interface

- PCI Bus (with BIOS ROM)
- VL-Bus
- VL-Bus BIOS ROM

2) Display Memory Interface

• 256Kx16DRAMs(65545-Compatible)

The above diagrams include VAFC & PC-Video Port interface examples.

3) CRT/Panel Interface

- CHIPS' DK Board Panel Connectors
- CRT Display with DDC & DPMS support

Implementation of a complete graphics subsystem requires selection of a bus interface, selection of a memory type, and selection of a panel interface (i.e., one circuit from each group above). For real systems, other issues may need to be decided such as the size of the VL-Bus address space, power management, 3.3V or 5V logic levels (one or the other or selectable to either) for each interface, BIOS ROM support, video port support, etc.

The 6554x family pinout supports direct decode of 26 bits of system address (28 bits if the GPIO pins are not used) on the VL-Bus (PCI allows the full 32 address bits to be decoded since addresses are multiplexed with data). For VL-Bus, this allows the chip to decode its linear frame buffer within a 64MB (or 256MB) address range. If the system requires a larger overall memory space, additional upper address bits may be decoded externally and the result input on the highest 6554x address pin.

The bus interface requires a decision on whether a BIOS ROM is required (if the graphics subsystem BIOS code is to always be included in the system BIOS ROM, a separate ROM circuit to hold a graphics subsystem BIOS is not required). The BIOS ROM circuits shown support both 32Kx8 and 64Kx8 ROM devices (CHIPS provides both 32KB and 40KB versions of its BIOS depending on options supported). The VL-Bus BIOS ROM circuit also provides for flash ROM support if required.

For compatibility with future members of the 655xx family, the memory interface examples show interface connections for 256Kx16. 256Kx4 DRAMs are also supported; the exact circuit is not shown here, but uses the same interface connection methods illustrated in the 256Kx16 interface circuit shown.

Examples are also included showing how to interface to either CHIPS' PC-Video or VAFC (VESA Advanced Feature Connector). These examples are included with the display memory interface circuits since the video port shares pins with the optional 'frame buffer' DRAM (called DRAM 'C'). The frame buffer DRAM is optional and is used to provide additional bandwidth for improving performance when using STN-DD panels in simultaneous display mode. A single design can be implemented which allows either the frame buffer DRAM or the video port to be used with the same PCB layout. If DRAM 'C' is assembled onto the board, the video port may not be used; if the DRAM is not stuffed, the video port may be used. This is a reasonable trade-off since the frame buffer is used with STN-DD panels and video overlay is not generally used with these panels due to visual persistence of the panel LCD material. Video port overlay capability generally makes more sense with TFT panels where the frame buffer DRAM provides no advantage.

The display interface example shows a typical interface to a CRT using the standard VGA connector enhanced to include support for Video Electronics Standards Association (VESA) standards. The standards supported include DPMS (Display Power Management Signaling) and DDC (Display Data Channel).

The panel interface circuit included here shows connections to the CHIPS Development Kit (DK) board. The 50-pin connector shown was defined by CHIPS many years ago to simplify interfacing to a wide variety of panels. Panel interface examples shown in CHIPS' flat panel graphics controller documentation use this connector as a baseline interface standard. Real system designs are usually customized for the specific panels to be used in those systems.

		tion senemate Enumpres
REO# CREVE	(DOLLIE) RST# 207	
$\frac{n/c}{GNT\#}$	(PCI-A15) 14 21919 MHz 203 RESET#	
n/c - CI-A17	14.51010 MHZ $\frac{205}{204}$ XTALI	
$_{\rm n/a}$ REO64# (DOLACO)	$\frac{1}{1}$ Reserved	PCI Bus
$\frac{1}{ACK64\#}$	$(PCI-A34)$ $\overrightarrow{RAME#}$ 220 ADS#	'FRAME#"
n/c <u>PCI-B60</u>	(PCI-A43) PAR 310 M/IO#	'PAR"
	$\rightarrow DCL A26 \rightarrow IDSEL 11 \rightarrow W/D#$	IDEEL "
INTA# (DOL ADO)	$\sim \frac{PCI-A20}{PCI-A20}$ STOP# 27 $W/K#$	IDSEL
$\frac{n/c}{INTB#}$	TRDY# 24 LCLK (2XCLK)	STOP#"
n/c INTC# PCI-B07	$(\underline{PCI-A36})$ DEVSEL # 250 LRDY#	"TRDY#"
$n/c - \frac{n/c\pi}{NTD\#}$ (PCI-A07)	(PCI-B37) $DEVSEL# 230 LDEV# 1$	'DEVSEL#"
$n/c - \frac{111D_{\#}}{100}$ (PCI-B08)	(PCI-B35) IKD 1# 2.3 $= \frac{2.3}{5}$ RRTN# (CRST)	'IRDY#"
	Use as ACTL & FNABKI - 54 A27 (EBKL)(GPIO)	/DDCCLK)
PRSNT1#	$\frac{53}{220}$ A26 (ACTI)(GPIO)	(DDCDAT)
n/c PRSNT2# PCI-B09	$(PCI-B42) \xrightarrow{SERR#} = 30 A25 A2$	'SFRR#"
$n/c \frac{1RDT(12)}{Poserved} (PCI-B11)$	PCL B40 $PERR# 29 A24$	'DEDD#"
n/c Reserved PCI-A09)	$\underbrace{1CI-D+0}_{28}$	"Deserved"
n/c <u>Reserved</u> PCI-B10	(PCL P1C) CLK 201 A25	Kesel ved
n/c <u>Reserved</u> PCI-A11	$(\underline{PCI-B10})$ A22	
n/c Reserved PCI-A14	$10K \leq \frac{n/c}{199} A21$	'ROMOE#"
n/c Reserved PCL-B14	$(100 \text{ K}^{\#})$	'Reserved"
n/c Reserved PCL A 10	$(\underline{PCI-B39}) \xrightarrow{EOCK} n/c = n/c = 107 A19 65548$	'ROMA17"
	$(PCI-A41) \xrightarrow{SDO#}{n/c} n/c \xrightarrow{n/c} x_{10c} A18 UJJ+0$	'ROMA16"
To $\left[\frac{+v-1/0}{VV}\right]$ (PCI-A10)	$(PCI-A40)$ SUONE n/c $\frac{11/C}{n/c}$ $\frac{196}{1407}$ A17 Pmc	'ROMA14"
+V-I/O PCI-A16	Keyway $n/c \perp 195$ A16 - Dus	'ROMA15"
$+V-I/O$ $\rightarrow DCI B10$	$(\underline{PCI-A12})$ \underline{Keyway} n/c n/c $= 194$ $\underline{M10}$ Interface	'ROMA13"
IVcc $+V-I/O$ $\rightarrow DCI \wedge 50$	$(\underline{PCI-B12})$ \underline{Keyway} n/c n/c $1\underline{93}$ $\underline{A14}$	'POMA12"
Pins $+V-I/O \rightarrow PCI-A59$	$(PCI-A13)$ $\frac{Keyway}{Keyway}$ n/c n/c 192 A12 Default	
$\perp \square \square$	(PCI-B13) Keyway n/c n/c 191 A13 Names	KUMA8
+5V (PCI-A05)	(PCI-A50) Keyway n/c n/c 190 A12 Indicate	KOMA/
+5V $PCLB05$	(PCL-B50) Keyway n/c n/c 180 A11 VL-Bus	'ROMA9"
$+5V$ $\rightarrow DCL D06$	$\sim \frac{1000}{100}$ Keyway n/c n/c $\frac{1000}{100}$ A10 or $\frac{1}{10}$	'ROMA6"
$+5V > \frac{PCI-B00}{DCI A00}$	$\sim \frac{PCI-A51}{PCI-P51}$ Keyway p/a p/a 107 A9 486 CPU	'ROMA11"
+5V PCI-A08	(PCI-BSI) $(1/C)$ $(1/C)$ $(1/C)$ $(1/K)$	'ROMA5"
+5V <u>PCI-A61</u>	(PCI-A01) TRST# n/c n/c 186 A7 Level Due	'ROMA10"
$-\frac{15}{15V}$ (PCI-B61)	$\sim \frac{1001}{\text{PCLB02}} \times \frac{\text{TCK}}{\text{TCK}} \frac{\text{n/c}}{\text{n/c}} \frac{185}{46} \times \frac{1000}{46}$	'ROMA4"
$-\frac{+5V}{15V}$ (PCI-A62)	$\sim \frac{1 \text{CI-D02}}{\text{PCL} \text{A}02} \sim \frac{\text{TMS}}{\text{TMS}} \frac{\text{n/c}}{\text{n/c}} \frac{\text{n/c}}{183} \frac{\text{A}0}{\text{A}5}$	
$\xrightarrow{+3}$ (PCI-B62)	$\sim \frac{PCI-A03}{DCL-D04} \subset \frac{TDO}{n/c} n/c = \frac{A3}{A4}$	DOMA2"
• •	$\rightarrow \frac{\Gamma CI - DO4}{DCI + 0.04}$ TDI n/c n/c 180 A^{A4}	
+3.3V (DCL + 21)	$(\underline{PCI-A04})$ n/c $1\overline{79}$ $A3$	ROMAT
+3.3V PCI-A21	(BE3#) C/BE3#	'ROMA0"
+3.3V PCI-B25	$(\underline{PCI-B26})$ $C/BE2#$ $21d$ $BE3#$	'C/BE3#"
$-\frac{13.57}{43.3V}$ (PCI-A27)	$(\underline{PCI-B33})$ $C/BE1#$ $\underline{21}$ 21	'C/BE2#"
$-+3.5 \vee$ (PCI-B31)	(PCI-B44) C/PE0# 322 OBE1# '	'C/BE1#"
-+3.5V (PCI-A33)	(PCI-A52) - C/BE0# 43 G BE0# 1	'C/BE0#"
-+3.5V (PCI-B36)	(PCI-B20) AD31 1 D31	'AD31"
+3.3V PCI-A39	(PCI-A20) AD30 2 D30	'AD30"
+3.3V PCL-B41	(PCLB21) AD29 3 D29	'AD29"
+3.3V PCL P42	AD28 4 D28	102) 14D28"
$+3.3V$ $\rightarrow DCL A 45$	$\rightarrow \frac{1 \text{ CI-A22}}{\text{ DCI } \text{ D23}}$ AD27 5 D27	AD20
+3.3V PCI-A43	$\rightarrow PCI-B23$ AD26 6 D27	AD27
+3.3V PCI-A53	<u>PCI-A23</u> AD25 7 D26	AD26
(PCI-B54)	AD24 8 D25	AD25"
$+12V$ PCL- $\Delta 02$	(PCI-A25) AD23 13 D24	'AD24"
	$(\underline{PCI-B27})$ $\underline{AD22}$ $\underline{13}$ $\underline{D23}$	'AD23"
$-\frac{-12 \text{ v}}{(\text{PCI-B01})}$	$(\underline{PCI-A28})$ $\underline{AD21}$ $\underline{14}$ $\underline{D22}$	'AD22"
	(PCI-B29) AD20 Note: Carfirments has	'AD21"
	(PCI-A29) AD10 Note: Configure the bus	'AD20"
$ [- \frac{PCI-B03}{2}]$	(PCI-B30) AD19 interface for PCI by	'AD19"
$\mathbf{PCI-B15}$	(PCI-A31) AD18 connecting configuration bit-	'AD18"
● -(_ <u>PCI-B17_</u>)	(PCL-B32) AD17 0 (I B# on pin 145) to	'AD17"
\bullet (<u>PCI-A18</u>)	$\rightarrow D16$ 0 (LD# 01 pin 145) to	'AD16"
\bullet (PCI-B22)	$\rightarrow \frac{1017A32}{AD15}$ ground via a 4.7K resistor.	AD10
\leftarrow (PCI-A24)	$\rightarrow \frac{\Gamma \cup I - A44}{D \cap I + AD14}$ Configure for external clock	AD13
\bullet (PCI-B28)	PCI-D45 AD13 reference by connecting	AD14
$\begin{array}{c} 1 \\ \hline \\ PCI_{-}A30 \end{array}$	AD12	AD13"
Note: $PCLB34$	(PCI-B47) AD11 configuration bit-5 (OS# on	'AD12"
Additional bus $L \rightarrow DCI \land 25$	$(\underline{PCI-A47})$ $\underline{AD10}$ pin 150) to ground via a	'AD11"
drive conshility $\Gamma CI A 27$	(PCI-B48) AD00 4 7K resistor If the internal	'AD10"
Unive capability PCI-A3/	(PCI-A49) AD09 Institute VCC is 2.2V the	'AD9" (Circuit Example)
may be enabled $\mathbf{PCI-B38}$	(PCI-B52) AD08 logic VCC is 3.3V, the	AD8" PCI Rus Interface
by programming PCI-A42	(PCI-B53) AD0/ input thresholds should be	'AD7" L'I DUS IIIterrace
$\frac{PCI-B46}{PCI-B46}$	PCL-A 54 AD06 programmed accordingly by	'AD6"
AND $OR^{-3} = 0.$ $(PCI-A48)$	PCLB55 AD05 programmed decording y by	'AD5"
• (PCI-B49)	AD04 connecting configuration bit-	עס יאסאיי
\bullet (PCI-A56)	$\rightarrow \frac{PCI-A33}{PCI-D56}$ AD03 8 (LV# on pin 153) to	
\bullet (PCI-B57)	AD02 ground via a 4.7K resistor.	
\pm	AD01	AD2"
-	(PCI-B58) AD00 51 D1	'AD1"
	(<u>PCI-A58</u>) (D0)	'AD0"

Revision 1.1 2/28/96



	To Systems	s Logic	SYSRESET#	VL-	B42	RESET#	$\frac{207}{202}$ d	RESE	ET#		
486 S-Series	486DX/SX			<u></u>	<u></u> 1	4.31818 MHz	$\frac{203}{204}$	XTA	LI		
196pin PQFP	Cx486S/S2	108#				ADS# N/C	$\frac{204}{22}$	Reser	ved	PCI B	us
(<u>CPU-145</u>)-	- <u>(CPU-S17</u>)	MIO#		- <u>(_VL</u> -	<u>A45</u>	M/IO#	$-\frac{22}{31}$ C	ADS	ŧ	"FRAM	E#"
(<u>CPU-111</u>)-	<u>(CPU-N16</u>)	W/R#		<u>- VL-</u>	<u>B44</u>	W/R#	$-\frac{31}{11}$	M/IO	#	"PAR"	
<u>(CPU-120</u>)	$\left(\frac{CPU-N17}{CPU-N17} \right)$	CPUC	LK	<u>- VL-</u>	$\underline{B45}$	LCLK	$-\frac{11}{27}$ C	W/R#		"IDSEL	, " , "
CPU-123	$\left(\frac{CPU-C3}{CPU}\right)$	RDY#		$\frac{1}{VL}$	\overline{B}	LRDY#	24		(2XCLK)	"STOP#	μ" μ"
<u>(CPU-133</u>)	$\frac{1}{100-F16}$			$\sum \frac{VL}{VI}$	$\frac{A48}{A40}$	LDEV#	25		Υ <i>#</i> .7#		#" CT #"
	To Loca	I Bus Co	ontrol Logic	$\frac{VL}{VL}$	\mathbb{R}^{49}	RDYRTN#	-23		V# V# (CRST)	"IRDY#	LL# {"
(CPU-9)	(CPU-??)	A27 or	ENABKL	$\frac{VL}{VL}$	B24	A27	54	A27 ($\mathbf{EBKL}(\mathbf{GPIO})$	1/DDCC	LK)
(CPU-8)	-(CPU-??)	<u>A26 or</u>	ACTI	-VL	A23	A26	53	A26	(ACTI)(GPIO	0/DDCD	DAT)
(CPU-7)	- <u>(CPU-??)</u>	A25		-C VL-	B25)	A25	30	A25		"SERR#	# "
(<u>CPU-5</u>)-	- <u>(CPU-??</u>)	A24 A23		- <u>C VL</u> -	A25	A24 A23	29	A24		"PERR#	# ''
(<u>CPU-4</u>)-	$\left(\underline{CPU-S3} \right)$	A22		<u>- VL</u> -	<u>B26</u>	A22	201	A23		"Reserv	ed"
$(\underline{CPU-3})$	$\left(\frac{CPU-07}{CPU-05}\right)$	A21		$\frac{1}{VL}$	$\frac{A26}{D27}$	A21	200	A22		"CLK"	NF-#!!
CPU-2	\mathcal{L}_{CDU}^{OO}	A20		$\sum \frac{VL}{VI}$	$\frac{B2}{A28}$	A20	199	A21		"ROMC	od"
(CPU-193)	$\left(\frac{CFU-0.6}{CPU-0.4} \right)$	A19		$\frac{VL}{VL}$	\mathbb{R}^{28}	A19	198	A20	(= = 40	"ROMA	.17"
(CPU-189)	(CPU-R5)	A18		$\frac{1}{VL}$	A29	A18	197	A18	65548	"ROMA	16"
(CPU-183)-	(CPU-03)	<u>AI7</u>		-CVL-	B30	Al7	196	A17	Bus	"ROMA	14"
(CPU-181)	(CPU-Q9)	A10 A15		-CVL-	A30)	A16 A15	195	A16	Interface	"ROMA	15"
(<u>CPU-180</u>)-	- <u>(CPU-R7</u>)	A13		- <u>C VL</u> -	<u>-B31</u>	Δ14	194	A15	munace	"ROMA	13"
<u>(CPU-178</u>)	$\left(\underline{CPU-S5} \right)$	A13		<u>- VL-</u>	A31	A13	192	A14	Default	"ROMA	12"
$\left(\frac{CPU-176}{CPU+174}\right)$	$\left(\frac{CPU-Q10}{CPU-S7}\right)$	A12		$\frac{-\sqrt{1-1}}{\sqrt{1-1}}$	$\overline{B33}$	A12	191	A13	Names	"ROMA	18"
CPU-1/4	$\frac{CPU-S}{CPU-P12}$	A11		$\sum \frac{VL}{VI}$	$\frac{A32}{B34}$	A11	190	A12	Indicate	"POMA	A / . O''
(CPU-165)	(CPU-S13)	A10		$\frac{VL}{VL}$	<u>A33</u>	A10	189	A10	VL-Bus	"ROMA	5 \6"
(CPU-163)	(CPU-011)	<u>A9</u>		- VL	B35	<u>A09</u>	188	A9	or $1x/2x$	"ROMA	11"
(CPU-161)	(CPU-R13)	<u>A8</u>		-C VL-	A34)	A08	18/	A8	Direct	"ROMA	5"
(<u>CPU-159</u>)-	- <u>(CPU-Q13</u>)	A/ A6		-CVL-	B36)	A07	185	·A7	Local Bus	"ROMA	10"
(<u>CPU-158</u>)-	$\left(\underline{CPU-S15} \right)$	A5		<u>- VL-</u>	<u>A36</u>	A05	183	A6		"ROMA	4"
(CPU-154)	$\left(\frac{CPU-Q12}{CPU-S16}\right)$	A4		$\frac{-\sqrt{VL}}{VL}$	$\frac{B37}{A27}$	A04	182	A5		"ROMA	13"
CPU-152	$\frac{CPU-S16}{CPU-P15}$	A3		$\sum \frac{VL}{VI}$	$\frac{A3}{P20}$	A03	180	A4		"ROMA	AZ
(CPU-130)	-CPU-014	A2		$\frac{VL}{VL}$	B40	A02	179	·Δ2		"ROMA	\0"
(CPU-113)	-(CPU-F17)	<u>BE3#</u>		$-\frac{VL}{VL}$	A44	BE3#	$-\frac{10}{21}$ C	BE3#		"C/BE3	#"
(CPU-115)-	(CPU-J15)	BE2# DE1#		-CVL-	A42)	BE2#	$-\frac{21}{22}$ C	BE2#		"C/BE2	#"
<u>(CPU-116</u>)	- <u>(CPU-J16</u>)	<u>DE1#</u> BE0#		<u>-C VL</u> -	A41	BE0#	$-\frac{32}{43}$ C	BE1#		"C/BE1	#"
(<u>CPU-117</u>)-	$\left(\underline{CPU-K15} \right)$	D20#		$- \underbrace{VL}{VL}$	<u>A39</u>	D31	$-\frac{+3}{1}$ C	BE0#		"C/BE0	#"
(CPU-74)	$\left(\frac{CPU-B8}{CPU-C0} \right)$	D30		$\frac{1}{VL}$	$\frac{A20}{D10}$	D30	2	D31		"AD31"	
$\left(\frac{CPU-71}{CPU-69} \right)$	$\frac{CPU-C9}{CPU-A8}$	D29		$\sum \frac{VL}{VL}$	$\Delta 10$	D29	3	03U		AD30	
(CPU-67)	(CPU-C8)	D28		$\frac{VL}{VL}$	\mathbb{R}_{18}	D28	4	D29		"AD29	1
(CPU-65)	-(CPU-C6)	D27		$-\overline{VL}$	A18	<u>D27</u>	5_	D27		"AD27"	1
(CPU-63)	- <u>(CPU-C7</u>)	D26 D25		-CVL-	<u>B17</u>	D26 D25		D26		"AD26"	
(<u>CPU-61</u>)-	- <u>(CPU-B6</u>)	D23		- <u>(</u>	<u>A16</u>	D23		D25	(Nc	te Cont	figure for external
<u>(CPU-59</u>)	$\left(\underline{CPU-A6} \right)$	D23		<u>- VL-</u>	$\underline{B16}$	D23	13	D24		ck refere	nce by connecting
CPU-55	\mathcal{L}_{CDUA2}	D22		$\frac{VL}{VI}$	$\frac{A15}{B15}$	D22	14	D23		ofiguratio	on bit-5 (Ω S# on
CPU-55	$\frac{CPU-A2}{CPU-B2}$	D21		$\frac{VL}{VL}$	$\Delta 14$	D21	15	D22		150 to	around via a
(CPU-48)	(CPU-A1)	D20		$-\frac{VL}{VL}$	$\overline{B13}$	D20	16	D_{20}^{21}		V magiat	giounu via a
(CPU-47)	(CPU-B1)	D19		-CVL-	A13	<u>D19</u>	17	D19	4./	K lesisu	in 2.2V the
(CPU-46)	(CPU-C2)	D18 D17		-CVL-	B12)	D18 D17	18	D18	108		18 5.5 V, the
<u>(CPU-45</u>)	- <u>(CPU-D3</u>)	D17		<u>- VL</u> -	<u>A11</u>	D17 D16	$\frac{19}{20}$	D17	inp	out thresh	olds should be
$(\underline{CPU-44})$	$\left(\underline{CPU-J3} \right)$	D15		$\frac{VL}{VL}$	$\underline{B11}$	D15	33	D16	pro	ogramme	daccordinglyby
CPU-42	\mathcal{CPU} -F3	D14		$\frac{VL}{VI}$	$\frac{A09}{P10}$	D14	34	DI3	col	nnecting	configuration bit-
(PU-41)	-CPU-R3	D13		$\frac{VL}{VL}$	A08	D13	35	D14	8 (LV# on	pin 153) to
$\langle CPU-38 \rangle$	(CPU-G3)	D12		$-\frac{VL}{VL}$	$\overline{B08}$	D12	36	D13	gro	ound via	a 4.7K resistor.
(CPU-37)	(CPU-C1)	D11 D10		- VL-	A07	D11 D10	37	D11		"AD11"	
(CPU-35)	(CPU-E3)	D00		-CVL-	B07)	D10	<u> </u>	D10		"AD10"	1
(<u>CPU-32</u>)	$\left(\underline{CPU-D1} \right)$	D09		$\frac{VL}{VL}$	A06	D08	41	D9		"AD9"	
(CPU-31)	$\xrightarrow{CPU-F2}$	D07		- <u>VL-</u>	$\underline{B05}$	D07	44	1D8		"AD8"	Cinquit Evanual:
\mathcal{C} PU-29	\sum_{CPU-L3}	D06		$\sum \frac{VL}{VI}$		D06	45			"AD/"	VI Pug Interfector
$\left\langle \frac{CPU-2}{CPU-26} \right\rangle$	$\left(\frac{CFU-L2}{CPU-I2} \right)$	D05		$\rightarrow \frac{VL}{VI}$	A04	D05	46	D5		"AD0	v L-Dus Internace
(CPU-25)-	(CPU-M3)	D04		$-\overline{VL}$	BO3	<u>D04</u>	47	D4		"AD4"	
(CPU-23)	(CPU-H2)	D03		-C VL-	A02	<u>D03</u> D02	48	D3		"AD3"	
(CPU-20)	$(\underline{CPU-N1})$	D02		VL-	<u>B02</u>	D02	<u>49</u> 50	D2		"AD2"	
CPU-18	$(\underline{CPU-N2})$	D00		- <u>VL-</u>	A01	D00	51	D1		"AD1"	
$(CPU-T) \rightarrow$	τ CPU-PI \rightarrow			⊤t VL-	ROLY	-		0U1		"AD0"	

Revision 1.1 2/28/96

Preliminary 65548





Circuit Example - VL-Bus BIOS Interface





[†] Typical resistor value. Actual value for a specific PCB layout should be determined by experimentation for optimal signal damping.





[†] Typical resistor value. Actual value for a specific PCB layout should be determined by experimentation for optimal signal damping.



®



Note: CFG12-15 (on MAI	D12-15) are reserved for panel ID	Optional EMI Filter	CHIPS' Develop	oment Kit
	197 (Shared with DRAM address C)	$(\text{R7}) \qquad \bigcirc \qquad \text{P23}$	50-Pin Con	nector
(P23) CA7 (P22) CA6	96 (Shared with DRAM address C)	(R6) P22	<u>Panel-49</u>	Panel-50
Note: (P21) CA5	95 (Shared with DRAM address C)	(R5) $P21$	(Panel-46)	Panel-47
Additional (P20) CA4	94 (Shared with DRAM address C) 93 (Shared with DRAM address C)	(R4) $(R4)$	Panel-45	
panel output (P19) CA3	92 (Shared with DRAM address C)	(R2) P18	$\underbrace{\text{Panel-43}}_{\text{Damal 42}} \bullet$	(Panel-44)
drive may be (P17) CA1	91 (Shared with DRAM address C)	(R1) P17	<u>Panel-42</u>	Panel-41
enabled by (P16) CA0	90 (Shared with DRAM address C)	(R0) $(R0)$ $(P16)$ $(P16)$	(Panel-39)	
programming $P15$ VP6C bit 2 = 1 $P14$	$\frac{86}{100}$ (LD0) (LC0) (R4)	(G6) $(G6)$	(Panel-37)	Panel-38
AROC DIL-2 = 1 $P14$ P13	86 (LD2) (LB2) (R2	, G5) P13	Panel-36	Panel_35
P12	85 (LD3) (LG2) (R1	, G4) $P12$	(Panel-33)	
P11	(LD4) (UG3) (K0 83 (LD5) (UR3) (G5	$(G_2) = P_1 P_1 P_1 P_1 P_1 P_1 P_1 P_1 P_1 P_1$	Panel-31	Panel-32
P10 P0	82 (LD6) (UB2) (G4	, G1) P9	<u>Panel-30</u>	(Papal 20)
65548 P8	81 (LD7) (UG2) (G3	$, \underline{G0}$ $P8$ $P8$	(Panel-27)	(Fallel-29)
P7	$\frac{79}{78}$ (LD0, UD0) (LR2, LR2) (G2	(\overline{B}) \overline{B} \overline{P} \overline{P}	<u>— Panel-25</u>	Panel-26
FlatPanel P6	76 (LD2, UD2) (LG1, LG1) (G0	(, B5) (P) P5	<u>Panel-24</u>	(Dec. 1.02)
VGAController P4	75 (LD3, UD3) (LR1, LR1) (B4	<u>, B4) P4</u>	(Panel-22)	Panel-23
P3	$\frac{74}{73}$ (UD0, UD4) (UR2, UR2) (B3	(B3) $(B3)$ $(C - P3)$	<u>— (Panel-19</u>)	Panel-20
P2 P1	$\frac{75}{72}$ (UD2, UD6) (UG1, UG1) (B1	(B1) (E)	<u>— Panel-18</u>	(Dec. 1.17)
P1 P0	71 (UD3, UD7) (UR1, UR1) (B0	, B0) P0	Panel-16 Panel-15	Panel-1/
- •	Mono DD STN-DD T	ET Ţ		
SHFCLK	70		<u>LK</u> Panel-13	Panel-14
FLM	$\frac{6}{68} \qquad (BIANK\#) (DE)$	O - FLM - IP	$$ Panel-11 \rightarrow	Panel-12
(DE)(BLANK#) LP (DE)(PLANK#) M	$\begin{array}{c} 60 \\ \hline 69 \\ \hline \end{array} \\ \begin{array}{c} (BLANK\#) \\ (DE) \end{array}$	<u> </u>	<u>Panel-10</u>	
(DE)(DEAINK#) IVI		DE DE	Panel-7	Panel-9
		÷		
		ENAB	KL (Devils)	
		VEESA	AFE Panel-5	Panel-6
(ENABKL)ENAVEE	61 Panel Power	12VSA	$\frac{\text{mL}}{\text{FE}}$ Panel-3 n/c -(Panel-4
ENAVDD	Control Circuitry	VDDS	AFE Panel-1	
		+5V		
	Don't stuff pullu	pon	1A	
(GPIO0/DDC2CLK)	DDC Clock if of	$11y$ $\geq 1K$	+5V	(VGA-9)
(CSYNC) (A27) ENABKL	54 - 0 0 - DDCT is implem	- E	(EPMI Clock) ID3 (FPMI Clock) ID2	VGA-15
$(CSVNC)(\Lambda 26)$ ΛCTI	53		$c \frac{(IT MI Clock)}{(DDC Data)} ID1$	$\left(\frac{\text{VGA-4}}{\text{VGA-12}} \right)$
(GPIO1/DDCDAT)	To System Power Control (Circuitry $=$ $n/2$	c (FPMI Return) ID0	VGA-12
()	60 (if used for activity indicator	r)	AVCC P	
R	58		$-\mathbb{Q}$	(<u>VGA-1</u>)
B	57			VGA-2
AVCC	<u>59</u> <u>4.7uH</u>		Sync Rtn	$\frac{10}{\text{VGA}}$
11,00	$_{55}$ Rset 1%	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Gnd	(VGA-5)
RSET	$\frac{55}{56}$ 22uF 0.1 0.047 Se	e Note	= R Rtn	VGA-6
AGND	270 Analog Ground B	elow 150, 2%	G Rtn	VGA-7
		FB FB		(VGA-8)
(CSYNC) HSYNC	64		VSYNC	VGA-13
(DDCICLK) VSYNC	178 From System Power Control			(VGA-14)
STNDBY#	(Tie high if not used)	TT-476	JpF CRT AI	nalog Video
EMI_Filter: FB		± ± Dig	tital Ground 15-Pin	Connector
$- \bigcirc - \Rightarrow From - \frown$	- ¹⁰ CircuitExan	nple Note: T	he on-chip RGB DAC use	es 'analog' ground
\pm Chip 47pF	CRT/Panel Displa	y Interface	a reference; all internal	digital logic uses
Output Protection		'd	igital ground' as a referen	nce. Connections
Power AV	$\frac{1}{2}$ Rset= 5.4* Rload Rloa	$d = \underline{RL * 75} \qquad \text{ar}$	e shown separately f	or informational
$-\overrightarrow{P} = \overrightarrow{From} - 1N4148$	То	RL + 75 pt	urposes only. Chips an	nd Technologies,
$\overleftarrow{\nabla}$ Chip 1N4148	Display For RL=75: Rset=202	ln nl	ane for connection of all a	a sona ground
	✓ FOLKL=150: Kset=270	pi	une for connection of all §	Brounds.





- Note: The above circuit is set up for NTSC output which is compatible with North American TV standards. For PAL output compatible with European TV standards, AD722 pin-1 ('NTSC') should be grounded and the crystal frequency should be 4.433620 MHz.
- Note: The above circuit is shown as an external stand-alone circuit that would work with any VGA connector conforming to the VESATM DDC ('Display Data Channel' for Monitor Plug-n-Play) standard (which adds +5V on pin-9 of the VGA connector), assuming proper VGA programming (i.e., 525 line interlaced mode compatible with NTSC timing). If the above circuit is incorporated directly on the motherboard with the 65548 Graphics Accelerator, an appropriate signal (such as the 65548 STNDBY# signal) may be input on AD722 pin 5 instead of the pullup shown (to allow power down of the AD722) and the 14.31818 MHz reference clock to the 65548 can be input on AD722 pin 3 instead of the crystal connection shown above (in this case, the AD722 '4FSC' pin should be pulled up instead of being connected to ground to select the higher frequency).
- Note: The above diagram shows one example circuit that works with the 65548 using a specific encoder chip available from Analog Devices. The 65548 can also support many other RGB-NTSC encoder chips from other manufacturers. Many of these chips require Composite sync (CSYNC) instead of separate H and V sync. The 65548 can be programmed to output CSYNC on its HSYNC pin (see XR1D-1E, XR27, XR4F bit-4, and XR72 for information on various programming options for NTSC / PAL output support).



@



This section includes schematic examples showing how to connect the 65548 to various flat panel displays.

Plasma/EL Panels

<u>Mfr</u> Par 1) Matsushita S80 2) Sharp LJ6	<u>t Number</u>)4 54ZU50	Panel <u>Resolution</u> 640x480 640x480	Panel <u>Technology</u> Plasma EL	Panel Drive SS SS	Panel <u>Interface</u> 8-bit 8-bit	PanelData <u>Transfer</u> 2 Pixels/Clk 2 Pixels/Clk	Panel Gray Levels 16 16	Page 229 230
Monochrome L	<u>CD Panels</u>	Panel	Panel	Panel	Panel	PanelData	Panel Grav	

			Panel	Panel	Paner	Panel	PanerData	Gray	
	<u>Mfr</u>	Part Number	Resolution	Technology	<u>Drive</u>	Interface	Transfer	Levels	Page Page
3)	Epson	EG-9005F-LS	640x480	LCD	DD	8-bit	8 Pixels/Clk	2	231
4)	Citizen	G6481L-FF	640x480	LCD	DD	8-bit	8 Pixels/Clk	2	232
5)	Sharp	LM64P80	640x480	LCD	DD	8-bit	8 Pixels/Clk	2	233
6)	Sanyo	LCM-6494-24NTK	640x480	LCD	DD	8-bit	8 Pixels/Clk	2	234
7)	Hitachi	LMG5364XUFC	640x480	LCD	DD	8-bit	8 Pixels/Clk	2	235
8)	Sanyo	LCM-5491-24NAK	1024x768	LCD	DD	16-bit	16 Pixels/Clk	2	236
9)	Epson	ECM-A9071	1024x768	LCD	DD	16-bit	16 Pixels/Clk	2	237
	_								

Active Color Panels

ILCHIC COID								
		Panel	Panel	Panel	Panel	PanelData	Panel	
<u>Mfr</u>	Part Number	<u>Resolution</u>	Technology	<u>Drive</u>	Interface	Transfer	<u>Colors</u>	<u>Page</u>
10) Hitachi	TM26D50VC2AA	640x480	TFT LCD	SS	9-bit	1 Pixel/Clk	512	238
11) Sharp	LQ9D011	640x480	TFT LCD	SS	9-bit	1 Pixel/Clk	512	239
12) Toshiba	LTM-09C015-1	640x480	TFT LCD	SS	9-bit	1 Pixel/Clk	512	240
13) Sharp	LQ10D311	640x480	TFT LCD	SS	18-bit	1 Pixel/Clk	256K	241
14) Sharp	LQ10DX01	1024x768	TFT LCD	SS	18-bit	2 Pixels/Clk	512	242

Passive Color Panels

			Panel	Panel	Panel	Panel	PanelData	Panel	
	<u>Mfr</u>	Part Number	Resolution	Technology	<u>Drive</u>	Interface	Transfer	<u>Colors</u>	<u>Page</u>
15)	Sanyo	LM-CK53-22NEZ	640x480	STN LCD	SS	16-bit	5-1/3 Pixels/Clk	8	243
16)	Sanyo	LCM5327-24NAK	640x480	STN LCD	SS	16-bit	5-1/3 Pixels/Clk	8	244
17)	Sharp	LM64C031	640x480	STN LCD	SS	8-bit	2-2/3 Pixels/Clk	8	245
18)	Kyocera	KCL6448	640x480	STN LCD	DD	8-bit	2-2/3 Pixels/Clk	8	246
19)	Hitachi	LMG9720XUFC	640x480	STN LCD	DD	8-bit	2-2/3 Pixels/Clk	8	247
20)	Sharp	LM64C08P	640x480	STN LCD	DD	16-bit	5-1/3 Pixels/Clk	8	248
21)	Sanyo	LCM5331-22NTK	640x480	STN LCD	DD	16-bit	5-1/3 Pixels/Clk	8	249
22)	Hitachi	LMG9721XUFC	640x480	STN LCD	DD	16-bit	5-1/3 Pixels/Clk	8	250
23)	Toshiba	TLX-8062S-C3X	640x480	STN LCD	DD	16-bit	5-1/3 Pixels/Clk	8	251
24)	Optrex	DMF-50351NC-FW	640x480	STN LCD	DD	16-bit	5-1/3 Pixels/Clk	8	252

Glossary:

SS = Single Panel Single Scan DD = Dual Panel Dual Scan TFT = Thin Film Transistor ('Active Matrix') STN = Super Twist Nematic ('Passive Matrix')



DEVELOPMENT KIT (DK) PRINTED CIRCUIT BOARD CONNECTOR SUMMARY

		DK65548	Mono	Mono	Mono	Color	Color	Color	Color	Color	Color	Color
65548	65548	50-Pin	SS	DD	DD	TFT	TFT	TFTHiRes	STN	STN	STNDD	STNDD
Pin#	Pin Name	Connector	<u>8-bit</u>	<u>8-bit</u>	<u>16-bit</u>	9/12/16-bit	18/24-bit	18/24-bit	<u>8-bit</u>	<u>16-bit</u>	<u>8-bit</u>	<u>16-bit</u>
Pixels T	ransferred F	Per Shift Clock:	8	8	<u>16</u>	1	1	2	2-2/3	<u>5-1/3</u>	2-2/3	5-1/3
71	PO	15	_	UD3	UD7	B0	B0	B00	R1	R1	UR1	UR1
72	P1	16	-	UD2	UD6	B1	B1	B01	B1	G1	UG1	UG1
73	P2	18	-	UD1	UD5	B2	B2	B02	G2	B1	UB1	UB1
74	P3	19	_	UD0	UD4	B3	B3	B03	R3	R2	UR2	UR2
75	P4	21	_	LD3	UD3	B4	B4	B10	B3	G2	LR1	LR1
76	P5	22	-	LD2	UD2	G0	B5	B11	G4	B2	LG1	LG1
78	P6	24	_	LD1	UD1	G1	B6	B12	R5	R3	LB1	LB1
79	P7	25	-	LD0	UD0	G2	B7	B13	B5	G3	LR2	LR2
81	P8	27	PO	-	LD7	G3	G0	G00	SHFCLKU	B3	_	UG2
82	P9	28	P1	-	LD6	G4	G1	G01	_	R4	_	UB2
83	P10	30	P2	-	LD5	G5	G2	G02	_	G4	_	UR3
84	P11	31	P3	-	LD4	R0	G3	G03	_	B4	-	UG3
85	P12	33	P4	-	LD3	R1	G4	G10	_	R5	_	LG2
86	P13	34	P5	-	LD2	R2	G5	G11	_	G5	_	LB2
87	P14	36	P6	-	LD1	R3	G6	G12	_	B5	-	LR3
88	P15	37	P7	-	LD0	R4	G7	G13	_	R6	_	LG3
90	P16	39	-	-	-	_	R0	R00	_	_	-	-
91	P17	40	-	-	-	_	R1	R01	_	_	_	_
92	P18	42	-	-	-	_	R2	R02	_	_	_	-
93	P19	43	-	-	-	-	R3	R03	_	_	_	—
94	P20	45	-	-	-	-	R4	R10	_	_	-	—
95	P21	46	-	-	-	_	R5	R11	_	_	_	—
96	P22	48	-	-	-	-	R6	R12	-	-	-	-
97	P23	49	-	-	-	_	R7	R13	_	_	_	_
54/61	ENABKL	5	ENABKI	ENABKI	ENABKI	. ENABKL	ENABKL	ENABKL	ENABKL	ENABKL	ENABKL	ENABKL
70	SHFCLK	13	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLK	SHFCLKL	SHFCLK	SHFCLK	SHFCLK
69	M	7	M	M	M	M	M	M	M	M	M	M
68	LP	10	LP	LP	LP	LP	LP	LP	LP	LP	LP	LP
67	FLM	11	FLM	FLM	FLM	FLM	FLM	FLM	FLM	FLM	FLM	FLM
68/69	DE	8	DE	DE	DE	DE	DE	DE	DE	DE	DE	DE
-	VDDSAFE	1	-	-	-	_	_	_	_	_	_	—
-	+12VSAFE	2	-	-	-	-	_	_	-	_	_	-
_	VEESAFE	3	-	-	-	-	_	-	_	_	_	-
-	GND	6,9,12,14,	-	-	-	-	_	_	-	-	-	-
		17,20,23,26,										
		29,32,35,38,										
		41.44.47.50										

			J	3	
	>>> [+5V] VE	DSAFE	1	2	+12 VSAFE
	VI	EESAFE	3	4	Reserved
	E E	NABKL	5	6	GND
		Μ	7	8	DE
(-12V TO -45V)		GND	9	10	LP
		FLM	11	12	GND
	S	HFCLK	13	14	GND
(+12V TO +45V)		PO	15	16	P1
A		GND	17	18	P2
		P3	19	20	GND
	~	P4	21	22	P5
DevelopmentBoard		GND	23	24	P6
50 Din Danal Connector	/	P7	25	26	GND
<u>50-Pin Panel Connector</u>		P8	27	28	P9
		GND	29	30	P10
		P11	31	32	GND
		P12	33	34	P13
		GND	35	36	P14
		P15	37	38	GND
		P16	39	40	P17
		GND	41	42	P18
		P19	43	44	GND
		P20	45	46	P21
		GND	47	48	P22
		P23	49	50	GND



DK6554x			ProgrammingReco	ommenda	ation	R equirements
PCB			Parameter	Register	Value	Comment
Connector		Matsuchita S804	Panel Width	XR1C	4Fh	(640 / 8) - 1
	ENABKL	Donal	Panel Height	XR65/68	1DFh	480 - 1
$\left[\begin{array}{c} 13-5 \\ 13-5 \end{array} \right]$	Reserved n/c	Connector	Panel Type	XR51[1-0]	00	
$\left[\begin{array}{c} J_{3-4} \\ J_{2-4} \end{array} \right]$	BLANK#/DE n/c		Clock Divide (CD)	XR50[6-4]	001	
$\left(\begin{array}{c} 13-8 \\ 3-8 \end{array} \right)$	M (ACDCLK)	(34) DISPTMG	Shiftclk Div (SD)	XR51[3]	0	
(J3-7)	GND n/c	- 27 GND	Gray/Color Levels	XR4F[2-0]	100	
<u>(J3-6</u>)	- UND	(<u>25</u>) GND	TFT Data Width	XR50[7]	0	n/a
	SHECI K		STN Pixel Packing	XR53[5-4]	00	n/a
<u>(J3-13</u>)	GND	(23) CLOCK#	Frame Accel Ena	XR6F[1]	0	Disabled
(<u>J3-14</u>)	I P (HS)	(<u>24</u>) GND		[-]	-	
<u>(J3-10</u>)	<u>GND</u>	(30) HSYNC	Output Signal Timing			
<u>(J3-9</u>)	FLM (VS)	(<u>29</u>) GND	Shift Clock Mask (SM)	XR51[5]	0	
(<u>J3-11</u>)	GND (VS)	(32) VSYNC	LP Delay Disable	XR2F[6]	0	
(<u>J3-12</u>)	QILL	(28) GND	LP Delay (CMPR ena)	XR2F/2D	062h	
	DNI 23		LP Delay (CMPR disa)	XR2F/2E	06Dh	
<u>(J3-49</u>)	$\frac{1 \text{ NL} 23}{\text{PNIL} 22}$ n/c		LP Pulse Width	XR2F[3-0]	8h	
(J3-48)	$\frac{1}{1}$ $\frac{1}$		LP Polarity	XR54[6]	0	
(J3-46)	$\frac{PNL21}{DNL20}$ n/c		LP Blank	XR4F[7]	0	
(J3-45)	$\frac{r_{\rm NL20}}{n/c}$		LP Active during V	XR51[7]	1	
(J3-43)	$\frac{PNL19}{DNU19}$ n/c		FLM Delay Disable	XR2F[7]	0	
(J3-42)	<u>PNL18</u> n/c		FLM Delay	XR2C	04h	
(J3-40)	PNL1/ n/c		FLM Polarity	XR54[7]	0	
(J3-39)	<u>PNL16</u> n/c		Blank#/DE Polarity	XR54[0]	1	
<u> </u>	D) II 15		Blank#/DE H-Only	XR54[1]	0	
(J3-37)	PNL15		Blank#/DE CRT/FP	XR51[2]	1	
(J3-36)	PNL14	18 DATA-E1				
$\left\langle 13-34 \right\rangle$	PNL13	22 DATA-E2	Alt Hsync Start (CR04)	XR19	60h	
$\left(13-33\right)$	PNL12	26 DATA-F3	Alt Hsync End (CR05)	XR1A	00h	
$\left(\begin{array}{c} 33 \\ 13 \\ 31 \end{array} \right)$	PNL11	7 DATA-00	Alt H Total (CR00)	XR1B	60h	
$\left(\begin{array}{c} 33 & 31 \\ 13 & 30 \end{array} \right)$	PNL10	DATA-01	Alt V Total (CR06)	XR65/64	20Dh	
$\left(\begin{array}{c} 33 \\ 13 \\ 28 \end{array} \right)$	PNL9	15 DATA-02	Alt Vsync Start (CR10)	XR65/66	1E8h	
$\sim \frac{33}{13} \frac{20}{7}$	PNL8	19 DATA-03	Alt Vsync End (CR11)	XR67[3-0]	0Ah	
			Alt Hsync Polarity	XR55[6]	1	
(13-25)	<u>PNL7</u> n/c		Alt Vsync Polarity	XR55[7]	1	
$\left\langle \frac{33-23}{13-24}\right\rangle$	PNL6 n/c		Dismlan Onelity Decome			
$\left\langle \frac{JJ^2-2+}{I3}\right\rangle$	PNL5 n/c		Display Quality Recomm	<u>nendations</u>	00	N. FDC
$\left. \right. \left. \right$	PNL4 n/c		FRC	XR50[1-0]	00	NO FRC
$\left \begin{array}{c} J J^{-21} \\ I 2 10 \end{array} \right $	PNL3 n/c	n/c (1) NC	FRC Option 1	XR53[2]	1	Set to 1
$-\frac{JJ-19}{12,18}$	PNL2 n/c	$\frac{1}{n/c}$ $\frac{1}{2}$ NC	FRC Option 2	XR53[3]	1	Set to 1
$\rightarrow 12 16$	PNL1 n/c		FRC Option 3	XR53[6]	0	
$-\frac{13-10}{12,15}$	PNL0 n/c		FRC Polynomial	XR6E[7-0]		n/a
<u>(15-15</u>)	- II/C		Dither	XR50[3-2]	01	
(1217)	GND		M Phase Change	XR5E[7]		n/a
$-\frac{13-17}{12,20}$	GND		M Phase Change Count	XR5E[6-0]		n/a
$-\frac{13-20}{12,02}$	GND		Wi i hase change count	MGE[0 0]		11/ 0
$-\frac{13-23}{12.26}$	GND		Compensation Typical S	Settings		
$\left \begin{array}{c} J_{3} - 20 \\ J_{2} & 0 \end{array} \right $	GND	$\rightarrow 21$ GND	H Compensation	XR55[0]	1	
$-\frac{13-29}{12,22}$	GND	$\rightarrow 20$ GND	V Compensation	XR57[0]	1	
$\left[\begin{array}{c} J_3 - 32 \\ T_2 & 0 \end{array} \right]$	GND I	\rightarrow 1/ GND		XD 57[7]	0	
$-\frac{13-35}{13-35}$	GND	$\xrightarrow{16}$ GND	Fast Centering Disable	XR5/[/]	0	
$-\frac{13-38}{2}$	GND	(13) GND	H AutoCentering	XR55[1]	0	
$\int J_{3-41}$	GND	(12) GND	V AutoCentering	XR57[1]	1	
$\left(J_{3-44} \right)$	GND	(10) GND	H Centering	XR56	00h	
(J3-47)	GND	(9) GND	V Centering	XR59/58	000h	
<u>(J3-50</u>)	- UILD	(5) GND	H Text Compression	XR55[2]	1	
	VDDSAFF (+5V)		H AutoDoubling	XR55[2]	1	
(J <u>3-1</u>)		+(31)+5V	V Text Stretching	XD57 [3]	1	
-		-(33)+5V	V Text Stretch Mode	XD57[4 21	11	
<u> </u>	$\pm 12 \text{VSAFE}$		V TEXT SUCICII MOUC	XX3/[4-3]	11	
(<u>J3-2</u>)	TIZYOATE	+(8) +12V	V Stretching Mada	AKJ/[J]	0	
		-6 $+12V$	v Stretching Mode	AK3/[0]	U OEt-	
	VEESAEE $(\pm 12 \pm 0 \pm 45)$	+ +12V	v Line Insertion Height	AK39[3-0]	UFn	
<u> </u>	Y LESAFE (±12 10 ±43)	-2 + 12V	V H/W Line Replication	AK59[7]	0	
			v Line Repl Height	aksa[3-0]	0	

65548 Interface - Matsushita S804 (640x480 16-Gray Level Plasma Panel)



DK6554x		Progr
PCB		Paramete
Connector	Sharp LJ64ZU50	Panel Wi
$\overline{13.5}$ ENABKL n/c	Panel	Panel H
$\sim \frac{13-3}{13-4} \rightarrow \frac{\text{Reserved}}{\text{Reserved}} \frac{\text{n/c}}{\text{n/c}}$	Connector	Panel Ty
$\rightarrow 33^{-4} \rightarrow BLANK\#/DE$		Clock Di
$\sim 13-7 \rightarrow M (ACDCLK) n/c$		Shiftclk
$\rightarrow 33^{-7}$ GND	B8 GND	Gray/Co.
		TFT Dat
(J3-13) SHFCLK	\sim A7 CKD	SIN Pix
(J_3-14) GND	(B7) GND	Frame A
(J3-10) LP (HS) n/c		Output S
J3-9 JELM (VE)		Shift Clo
(J3-11) $(V3)$	——————————————————————————————————————	LP Delay
(<u>J3-12</u>) <u>GND</u>	——————————————————————————————————————	LP Delay
		LP Delay
$(J3-49) - \frac{11NL23}{PNI 22} n/c$		LP Pulse
(J3-48) PNI 21 n/c		LP Polar
(J3-46) PNL 20 n/c		LP Blanl
$\int \frac{J_3-45}{PNL 19} n/c$		LP Activ
(33-43) PNL18 n/c		FLM De
\downarrow J3-42 \downarrow PNL17 n/c		FLM De
(13-40) PNL16 n/c		FLM Pol
<u>13-39</u>		Blank#/L
PNL15	$\overline{(1)}$ D12	Blank#/L
$\sim \frac{13-37}{12.26} - \frac{12}{12} 12$	$\xrightarrow{A3}$ D13	Blank#/L
~ 13.34 $\sim PNL13$	$\rightarrow 11$	Alt Hsyr
~ 13.33 $\sim PNL12$		Alt Hsyn
$\begin{array}{c} \xrightarrow{13-33} & \xrightarrow{13-31} \\ \hline 13-31 & \xrightarrow{13-31} \end{array}$	$\rightarrow $	Alt H To
$\sim 13-30$ $\rightarrow PNL10$	$\xrightarrow{113}$ D03	Alt V To
← <u>13-28</u> ← <u>PNL9</u>	A2 D02	Alt Vsyr
(<u>13-27</u>) PNL8	B2 D00	Alt Vsyn
		Alt Hsyı
$\overline{J3-25}$ <u>PNL/</u> n/c		Alt Vsyı
$\boxed{J3-24}$ PNL 5 n/c		Display
$\int J3-22 \int \frac{1 \text{ INLS}}{\text{PNL} 4} n/c$		FRC
$\int \frac{J3-21}{PNL3} \frac{11NL4}{n/c}$		FRC Opt
(J3-19) PNI 2 n/c		FRC Opt
$\int \frac{J_3-18}{PNL1} = \frac{110D2}{n/c}$		FRC Opt
$\downarrow J3-16$ $\downarrow PNL0$ n/c		FRC Po
<u></u> n/c		Dither
GND		M Phase
$\sim \frac{J_3 - 17}{12 20} \sim GND$		M Phase
$\sim \frac{33-20}{13,23} \leftarrow GND$		
$\sim \frac{13-25}{13-26} \leftarrow \frac{\text{GND}}{13}$		<u>Compen</u>
$\rightarrow 33-20$ GND		H Comp
$\sim 33-22$ GND		V Comp
(3-35) GND	n/c (A1) NC	Fast Cer
(13-38) GND		H AutoC
J3-41 GND		V AutoC
(J3-44) GND		H Center
(J3-47) GND	——————————————————————————————————————	V Center
(<u>J3-50</u>) GND	<u>— (A10</u>) GND	
		H lext
(J3-1) VDDSAFE(+5V)	- (B12) VL	T AutoL
	$-(\underline{A12})$ VL	V Text S
$+12VS\Delta FF$		V Streto
$(J3-2)^{-12}$	<u> </u>	V Stratal
\bigvee VEESAFE (+12 to +45)	\vdash <u>A13</u> VD	V Line
$(_{J3-3})$		V H/W

Drogrommind	mmond	tion	Paquinomonta		
Programmingkeed	ommenda	ationskequirements			
Parameter	Register	Value	Comment		
Panel Width	XRIC	4Fh	(640 / 8) - 1		
Panel Height	XR65/68	IDFh	480 - 1		
Panel Type	XR51[1-0]	00			
Clock Divide (CD)	XR50[6-4]	001			
Shiftclk Div (SD)	XR51[3]	0			
Gray/Color Levels	XR4F[2-0]	100			
TFT Data Width	XR50[7]	0	n/a		
STN Pixel Packing	XR53[5-4]	00	n/a		
Frame Accel Ena	XR6F[1]	0	Disabled		
Output Signal Timing					
Shift Clock Mask (SM)	VP51[5]	0			
L P Dalay Disabla	VD2E[6]	0			
LF Delay Disable	XR2F[0]	04Eb			
LF Delay (CMPR dia)	XR2F/2D	04Fh			
LP Delay (CIVIPK disa)	AK2F/2E	04EII			
LP Pulse width	XR2F[3-0]	1			
LP Polarity	XK54[6]	1			
LP Blank	XR4F[/]	0			
LP Active during V	XR51[/]	1			
FLM Delay Disable	XR2F[7]	1			
FLM Delay	XR2C	0Ch			
FLM Polarity	XR54[7]	1			
Blank#/DE Polarity	XR54[0]	1			
Blank#/DE H-Only	XR54[1]	0			
Blank#/DE CRT/FP	XR51[2]	1			
	VD 10	501			
Alt Hsync Start (CR04)	XR19	52n			
Alt Hsync End (CR05)	XRIA	15n			
Alt H Total (CR00)	XRIB	54h			
Alt V Total (CR06)	XR65/64	IFOh			
Alt Vsync Start (CR10)	XR65/66	IE5h			
Alt Vsync End (CR11)	XR67[3-0]	0Eh			
Alt Hsync Polarity	XR55[6]	1			
Alt Vsync Polarity	XR55[7]	1			
Display Quality Recomm	nendations				
FRC	XR50[1_0]	00	No FRC		
FRC Option 1	XR53[2]	1	Set to 1		
FRC Option 2	XR55[2]	1	Set to 1		
FRC Option 2	XR55[5]	1	Set to 1		
FRC Option 5	XDCE[7.0]	0			
FRC Polynomial	XR6E[7-0]	01	n/a		
Dither	XK50[3-2]	01			
M Phase Change	XR5E[7]		n/a		
M Phase Change Count	XR5E[6-0]		n/a		
	11102[0 0]		10 u		
Compensation Typical S	<u>Settings</u>				
H Compensation	XR55[0]	1			
V Compensation	XR57[0]	1			
East Contan's Divisi	VD57[7]	0			
Fast Centering Disable	AK3/[/]	0			
H AutoCentering	XK55[1]	0			
V AutoCentering	XR57[1]	0			
H Centering	XR56	00h			
V Centering	XR59/58	000h			
H Text Compression	XR55[2]	1			
H AutoDoubling	XR55[2]	1			
V Toxt Stratahing	XX33[3]	1			
V Text Stretch Mode	AKJ/[2]	11			
V Text Stretch Mode	AKJ/[4-3]	11			
v Stretcning	AK3/[3]	0			
v Stretching Mode	AK5/[6]				
V Line Insertion Height	AK59[3-0]	UFh			
V H/W Line Replication	XR59[7]	0			
V Line Repl Height	XR5A[3-0]	0			

65548 Interface - Sharp LJ64ZU50 (640x480 16-Gray Level EL Panel)



DK6554v		Programmin Reco	ommenda	ation	R equirements
DCD		Parameter	Register	Value	Comment
Connector		Panel Width	XRIC	4Fh	(640 / 8) - 1
ENABRI		Panel Height	XR65/68	1DFh	480 - 1
(J3-5) ENABLE n/c	Epson EG-9005F-LS	Panel Type	XR51[1-0]	1211	100 1
(J3-4) RLANK#/DE n/c	Panel	Clock Divide (CD)	XR50[6-4]		
(J3-8) <u>BLANK#/DE</u> n/c	Connector	Shiftelk Div (SD)	XR50[0 +]		
(J3-7) MI (ACDCLK)	——————————————————————————————————————	Gray/Color Levels	XR31[3]		
(J3-6) GND	, , , , , , , , , , , , , , , , , , , 	TET Data Width	XR41[2-0]		
		STN Divel Decking	XR50[7]		
J3-13 SHFCLK	9 XSCL	Frome A cool Eng	XR35[5-4]		
(J3-14) GND		Frame Accel Ena	AKOF[1]		
(J_{3-10}) (HS)	4 LP	Output Signal Timing			
(I3-9) GND	$\overline{7}$ $\overline{7}$ \overline{YSCL}	Shift Clock Mask (SM)	XR51[5]		
FLM (VS)		LP Delay Disable	XR2F[6]		
<u>C I3-12</u> <u>GND</u>		LP Delay (CMPR ena)	XR2F/2D		
		LP Delay (CMPR disa)	XR2F/2E		
(13-49) PNL23 n/c		LP Pulse Width	XR2F[3-0]		
$\sim \frac{33-49}{13-48} \rightarrow \frac{PNL22}{n/c}$		I P Polarity	XR54[6]		
$\sim \frac{J_3-46}{I_3-46} \sim \frac{PNL21}{n/c}$		L P Blank	XR/F[7]		
$\rightarrow \frac{33-40}{12.45} \rightarrow \frac{PNL20}{n/c}$		LP Active during V	XR4[[7] XP51[7]		
$\begin{array}{c} -33-43 \\ \hline 13,43 \\ \hline \end{array} \begin{array}{c} PNL19 \\ \hline n/c \\ \hline \end{array}$		El M Delay Disable	XR31[7] XP2E[7]		
~ 13.42 $\sim PNL18$ n/c		FLM Delay	XR2P[7]		
~ 13.42 PNL17		FLM Delay	AK2C VD54[7]		
~ 13.40 $\sim PNL16$ n/c		Plank#/DE_Dolority	XR54[7]		
<u>[]]]]]]</u>		Dialik#/DE Polarity	XD54[0]		
PNL15 n/a		Blank#/DE H-Only	XR54[1]		
$\rightarrow \frac{J_3-37}{I_2-26}$ PNL14 n/c		Blank#/DE CR I/FP	XK51[2]		
\rightarrow J3-36 PNL13 I/C		Alt Hsync Start (CR04)	XR19		
\downarrow <u>J3-34</u> PNL12 n/c		Alt Hsync End (CR05)	XR1A		
\sim J3-33 PNL11 I/C		Alt H Total (CR00)	XR1B		
\downarrow J3-31 \downarrow PNL10 n/c		Alt V Total (CR06)	XR65/64		
\downarrow <u>J3-30</u> PNL9 n/c		Alt Vsync Start (CR10)	XR65/66		
\downarrow $J3-28$ \downarrow $PNL8$ n/c		Alt Vsync End (CR11)	XR67[3-0]		
(3-27) n/c		Alt Hsync Polarity	XR55[6]		
PNL7		Alt Vsync Polarity	XR55[7]		
$\downarrow 3-25$ PNL6		The visyne Foldinty	71105[7]		
(J3-24) PNL5	(16) LD1	Display Quality Recomm	nendations		
(<u>J3-22</u>) PNL4	(17) LD2	FRC	XR50[1-0]		
(<u>J3-21</u>) PNL3	(18) LD3	FRC Option 1	XR53[2]		
<u>J3-19</u> PNL 2	(11) UD0	FRC Option 2	XR53[3]		
(<u>J3-18</u>) <u>PNI 1</u>	(12) UD1	FRC Option 3	XR53[6]		
(<u>J3-16</u>) <u>PNL0</u>	(13) UD2	FRC Polynomial	XR6E[7-0]		
(<u>J3-15</u>) <u>11(L0</u>	(14) UD3	Dither	XR50[3-2]		
GND			VD CD [7]		
(J3-17) GND		M Phase Change	XR5E[7]		
(J3-20) GND		M Phase Change Count	XR5E[6-0]		
(J3-23) GND		Compensation Typical S	Settings		
(J3-26) GND		H Compensation	XR55[0]		
(J3-29) GND		V Compensation	XR57[0]		
(J3-32) GND	n/c - (10) NC	v compensation	711037[0]		
(J3-35) OND	n/c - 6 NC	Fast Centering Disable	XR57[7]		
(J3-38) OND		H AutoCentering	XR55[1]		
(J3-41) OND		V AutoCentering	XR57[1]		
(J3-44) GND		H Centering	XR56		
(J3-47) GND		V Centering	XR59/58		
(J3-50) GND	\sim 2 VSS				
		H Text Compression	XR55[2]		
(J3-1) VDDSAFE (+5V)		H AutoDoubling	XR55[5]		
~ /	\bullet (19) EI	V Text Stretching	XR57[2]		
+12VSAFE	\downarrow 20) EO	V Text Stretch Mode	XR57[4-3]		
	· · · · · · · · · · · · · · · · · · ·	V Stretching	XR57[5]		
	-	V Stretching Mode	XR57[6]		
(13-3) VEESAFE (±12 to ±4	5) -19V 3 VLCD	V Line Insertion Height	XR59[3-0]		
		V H/W Line Replication	XR59[7]		
		V Line Repl Height	XR5A[3-0]		

E.

65548 Interface - Epson EG-9005F-LS (640x480 Monochrome LCD DD Panel)



DK6554x		Programmin Reco	ommenda	ntion	<u>Requirements</u>
PCB		Parameter	<u>Register</u>	Value	<u>Comment</u>
Connector		Panel Width	XR1C	4Fh	(640 / 8) – 1
ENABKL n/a	Citizen G6481L-FF	Panel Height	XR65/68	1DFh	480 - 1
Reserved n/c	Panel	Panel Type	XR51[1-0]		
\rightarrow BLANK#/DE n/c	Connector	Clock Divide (CD)	XR50[6-4]		
(33-8) M (ACDCLK) n/c		Shiftelk Div (SD)	XR51[3]		
(J3-7) GND	—(9) DF	Grav/Color Levels	XR4F[2-0]		
(<u>J3-6</u>) <u>OIND</u>		TFT Data Width	XR50[7]		
		STN Pixel Packing	XR53[5-4]		
(J3-13) SHICLK	—(<u>7</u>) CP	Frame Accel Ena	XR65[5 4]		
(J3-14) UP (US)			AROI [1]		
$\left(J3-10 \right) \frac{LP}{CND}$		Output Signal Timing			
$(J3-9)$ \overline{U}		Shift Clock Mask (SM)	XR51[5]		
(J3-11) FLM (VS)	10 FRAME	LP Delay Disable	XR2F[6]		
(J3-12) GND		LP Delay (CMPR ena)	XR2F/2D		
		LP Delay (CMPR disa)	XR2F/2E		
(13-49) PNL23 n/c		LP Pulse Width	XR2F[3-0]		
$\sim 13-48$ $\rightarrow PNL22$ n/c		LP Polarity	XR54[6]		
$\rightarrow \frac{13-46}{13-46}$ PNL21 n/c		I P Blank	XR4F[7]		
$\rightarrow \frac{3340}{1345}$ PNL20 n/c		I P Active during V	XR51[7]		
$\sim \frac{33-43}{13,43}$ PNL19 n/c		El M Delay Disable	XR31[7]		
$\sim \frac{33-43}{12.42}$ PNL18 n/c		FLM Delay	XR2I[/]		
$\rightarrow 12.40$ $\rightarrow PNL17$ n/c		FLM Delay	AR2C VD54[7]		
$\rightarrow 13220$ PNL16 n/c		Plant#/DE_Dalarity	AK34[7]		
		Blank#/DE Polarity	AK34[0]		
PNL15 n/a		Blank#/DE H-Only	AK34[1]		
$\rightarrow \frac{13-37}{12.26}$ PNL14 n/c		Blank#/DE CR I/FP	XK51[2]		
$\rightarrow 13-30$ PNL13 n/c		Alt Hsync Start (CR04)	XR19		
$\rightarrow \frac{13-34}{12,22}$ PNL12 n/2		Alt Hsync End (CR05)	XR1A		
$\rightarrow 13-33$ PNL11 n/c		Alt H Total (CR00)	XR1B		
$\xrightarrow{J3-31}$ PNL10 n/c		Alt V Total (CR06)	XR65/64		
$\sim 13-30$ PNL9 n/c		Alt Vsync Start (CR10)	XR65/66		
$\frac{J3-28}{PNL8}$ n/c		Alt Vsync End (CR11)	XR67[3_0]		
<u>J3-27</u> <u>n/c</u>		Alt Hsync Polarity	XR55[6]		
PNL7		Alt Vsync Polarity	XR55[0]		
<u>J3-25</u> PNL6	$-\frac{18}{18}$ LD0	Art vsylie rolarity	XK35[7]		
(J3-24) PNL 5	- (17) LD1	Display Quality Recomm	nendations		
<u>J3-22</u> PNI 4	- (16) LD2	FRC	XR50[1-0]		
<u>J3-21</u> PNI 3	-(15) LD3	FRC Option 1	XR53[2]		
<u>J3-19</u> PNI 2	-(14) UD0	FRC Option 2	XR53[3]		
<u>J3-18</u> PNI 1	-(13) UDI	FRC Option 3	XR53[6]		
<u>J3-16</u> PNL0	-(12) UD2	FRC Polynomial	XR6E[7-0]		
(<u>J3-15</u>) <u>11020</u>	-(11) UD3	Dither	XR50[3-2]		
GND			VD CD(7)		
(J3-17) GND		M Phase Change	XR5E[/]		
(J3-20) GND		M Phase Change Count	XR5E[6-0]		
(J3-23) GND		Compensation Typical S	ettings		
(J3-26) GND (n/d)	r = 6 NC	H Compensation	XR55[0]		
(J3-29) GND $(n/2)$	$r \rightarrow 19$ NC	V Compensation	XR57[0]		
(J3-32) GND n/d	$r \rightarrow \frac{1}{20} \rightarrow NC$	· compensation			
(J3-35) CND		Fast Centering Disable	XR57[7]		
(J3-38) GND		H AutoCentering	XR55[1]		
(J3-41) CND		V AutoCentering	XR57[1]		
(J3-44) CND		H Centering	XR56		
(J3-47) GND		V Centering	XR59/58		
(J3-50) GIND	3 VSS		170 55101		
		H Text Compression	AK55[2]		
(J3-1) VDDSAFE (+5V)	◆ 5 DISPOFF#	H AutoDoubling	AK55[5]		
·	└────────────────────────────────────	V Text Stretching	XR57[2]		
+12VSAFE		v Text Stretch Mode	XR57[4-3]		
<u> </u>		V Stretching	XR57[5]		
	V	V Stretching Mode	XR57[6]		
(J3-3) <u>VEESAFE (±12 to ±45)</u> +20	VO	V Line Insertion Height	XR59[3-0]		
· · · · · · · · · · · · · · · · · · ·	\downarrow 2 \forall VAA	V H/W Line Replication	XR59[7]		
	<u> </u>	V Line Repl Height	XR5A[3-0]		

65548 Interface - Citizen G6481L-FF (640x480 Monochrome LCD DD Panel)



DK6554x		ProgrammingReco	<u>ommenda</u>	ation	<u>Requirements</u>
PCB		Parameter	Register	Value	Comment
Connector		Panel Width	XR1C	4Fh	(640 / 8) - 1
FNABKI		Panel Height	XR65/68	1DFh	480 - 1
J3-5 Reserved n/c		Panel Type	XR51[1-0]	11	DD
(J3-4) RESERVED n/c		Clock Divide (CD)	XR50[6-4]	010	Dclk/4
(J3-8) <u>BLANK#/DE</u> n/c	Sham I M64D90	Shiftelk Div (SD)	XR51[3]	010	Deik / 1
$(J3-7) \frac{M(ACDCLK)}{CND} n/c$	Sharp LM04P 80	Gray/Color Levels	XR31[3]	100	16Level (61w/dith)
(J3-6) GND	Panel	TET Data Width	XR4F[2-0]	100	
	Connector	IFI Data width	AK50[7]	0	n/a
(I3-13) SHFCLK	$\overline{3}$ CP2	STN Pixel Packing	XR53[5-4]	0	n/a
\sim $13-14$ \rightarrow GND		Frame Accel Ena	XR6F[1]	1	Enabled
$\sim 13-10$ $\sim LP$ (HS)	\sim CP1	Output Signal Timing			
$\rightarrow 13-9 \rightarrow GND$		Shift Clock Mask (SM)	XR51[5]		
$\rightarrow \frac{35-9}{13,11} \rightarrow \frac{FLM}{VS}$		I P Delay Disable	XR2F[6]	0	Enabled
\rightarrow I3 12 \leftarrow GND		LP Delay (CMPP ena)	XP2E/2D	050h	Lindoled
<u></u>	T	LF Delay (CMPR elia)	XR2F/2D	050h	
PNL23		LP Delay (CMPK disa)	AKZF/ZE	0301	
\rightarrow <u>J3-49</u> <u>PNL22</u> n/c		LP Pulse width	XR2F[3-0]	Un	
<u>J3-48</u> PNL 21		LP Polarity	XR54[6]		
$\int \frac{J_{3-46}}{PNL20} = \frac{n/c}{n/c}$		LP Blank	XR4F[7]	0	
<u>J3-45</u> PNI 19 n/c		LP Active during V	XR51[7]		
(J3-43) PNI 18 n/c		FLM Delay Disable	XR2F[7]	0	Enabled
(J3-42) <u>PNU 17</u> n/c		FLM Delay	XR2C	04h	4 lines
(J3-40) <u>PNL1/</u> n/c		FLM Polarity	XR54[7]		
$(J3-39)^{PNL10}$ n/c		Blank#/DE Polarity	XR54[0]		
		Blank#/DE H-Only	XR54[1]		
$\overline{J3-37}$ PNL15 n/c		Blank#/DE CRT/FP	XR51[2]		
$(J_{3-36}) $ PNL14 n/c					
(J3-34) PNL13 n/c		Alt Hsync Start (CR04)	XR19	57h	
(13-33) PNL12 n/c		Alt Hsync End (CR05)	XRIA	19h	
$\sim 13-31$ $\sim PNL11$ n/c		Alt H Total (CR00)	XR1B	59h	
$\sim 13-30$ $\rightarrow PNL10$ n/c		Alt V Total (CR06)	XR65/64	1E4h	
$\sim 13-28$ $\rightarrow PNL9$ n/c		Alt Vsync Start (CR10)	XR65/66	1E0h	
$\sim 13-27$ $\rightarrow PNL8$ n/c		Alt Vsync End (CR11)	XR67[3-0]	1	
		Alt Hsync Polarity	XR55[6]	1	Negative
(13-25) PNL7	12 DL 0	Alt Vsync Polarity	XR55[7]	1	Negative
$\sim 13-24$ $\rightarrow PNL6$	13 DL0	Diamlass Oscalitas Decomu			
$\rightarrow 33-24 \rightarrow PNL5$	14 DL2	Display Quality Recomm	<u>vpfort ot</u>	01	16 Errora EDC
$\sim \frac{33-22}{13-21} \leftarrow \frac{PNL4}{2}$	14 DL2	FRC	XR50[1-0]	101	To-Frame FRC
\rightarrow $13 10$ \rightarrow PNL3		FRC Option 1	XR53[2]	1	Set to 1
$\rightarrow 12 19 \rightarrow PNL2$	$\sim \frac{6}{0}$	FRC Option 2	XR53[3]	1	Set to 1
$\rightarrow \frac{J3-16}{12,16}$ PNL1	$\rightarrow 9$ DUI	FRC Option 3	XR53[6]	0	n/a
> 13-10 12.15 Y PNL0	- 10 $D02$ $D12$	FRC Polynomial	XR6E[7-0]	26h	
(Dither	XR50[3-2]	01	256-color modes
GND		M Phase Change	XR5E[7]	1	Every other frame
$\rightarrow \frac{J_3-1}{J_2-20} \rightarrow GND$		M Phase Change Count	XR5E[7]	 00h	n/a
→ <u>J3-20</u> → <u>GND</u>	I	Wi Thase Change Count	AKJE[0-0]	0011	11/a
\rightarrow $\frac{13-23}{12-25}$ GND	I	Compensation Typical S	ettings		
$\xrightarrow{J3-26}$ GND	T	H Compensation	XR55[0]	1	Enabled
$\begin{array}{c} 33-29 \\ \hline 33-29 \\ \hline \end{array}$	T	V Compensation	XR57[0]	1	Enabled
$\begin{array}{c} 33-32 \\ \hline 33-32 \\ \hline \end{array}$					
$(J_3 J_3 J_3 J_3 J_3 J_3 J_3 J_3 J_3 J_3$	•	Fast Centering Disable	XR57[7]	0	Enabled
(J3-38) GND	•	H AutoCentering	XR55[1]	0	Disabled
(J3-41) GND	•	V AutoCentering	XR57[1]	1	Enabled
(J3-44) GND	•	H Centering	XR56	00h	No left border
(J3-47) GND		V Centering	XR59/58	000h	No top border
(<u>J3-50</u>) <u>GIND</u>	•(6) VSS	H Text Compression	VD55[0]	1	Enabled
		H AutoDoubling	AKJJ[2]	1	Enabled
(J3-1) $(J3-1)$	——————————————————————————————————————	V Toxt Stratable T	AKJJ[3]	1	Disabled
	-(-4) DISP	V Text Stretching	AK3/[2]	11	DISADIED
$(J\overline{3-2})^{+12VSAFE}$		v Text Stretch Mode	AK5/[4-3]	11	DS+IF,IF,DS
	5) 19V	v Stretching	AK3/[5]	0	Disabled
(J3-3) <u>VLESAFE (±12 l0 ±4</u>	$\frac{3}{10^{\circ}} - \frac{10^{\circ}}{2} \left(\frac{7}{7} \right)$ VEE	v Stretching Mode	AK3/[6]		II/a
	· · · · · ·	v Line Insertion Height	AK3913-01	UFh	10 - 1
		VII/WIND 1	VDCOLT	~	Dissbly 1
		V H/W Line Replication	XR59[7]	0	Disabled

E.

65548 Interface - Sharp LM64P80 (640x480 Monochrome LCD DD Panel)



DK6554x					ProgrammingReco	ommenda	ation	R equirements
PCB					Parameter	Register	Value	Comment
Connector					Panel Width	XRIC	4Fh	(640 / 8) - 1
	FNARKI	Convo	LCM 6404 2	INTE	Panel Height	XR65/68	1DFh	480 - 1
$(\underline{J3-5})$	Reserved n/c	Sallyo	Donol	+1111	Panel Type	XR51[1-0]		
<u>(J3-4)</u>	BLANK#/DF n/c		Connector		Clock Divide (CD)	XR50[6-4]		
(<u>J3-8</u>)	$\frac{DL/R(R)/DL}{M(ACDCLK)}$ n/c				Shiftclk Div (SD)	XR51[3]		
<u>(J3-7)</u>	GND		<u>(CN2-18</u>)	М	Gray/Color Levels	XR4F[2-0]		
(<u>J3-6</u>)	UND				TFT Data Width	XR50[7]		
	SHECI K		\longrightarrow		STN Pixel Packing	XR53[5-4]		
(<u>J3-13</u>)	GND	-	(CN1-5)	CL2	Frame Accel Ena	XR6F[1]		
<u>(J3-14</u>)								
<u>(J3-10</u>)	CND	-	(CN1-3)	CL1	Output Signal Timing			
<u>(J3-9</u>)	ELM (VS)				Shift Clock Mask (SM)	XR51[5]		
C J3-11)	CND (VS)		$(\underline{CN1-1})$	FLM	LP Delay Disable	XR2F[6]		
(J3-12)					LP Delay (CMPR ena)	XR2F/2D		
	DNI 22				LP Delay (CMPR disa)	XR2F/2E		
(J3-49)	PINL23 n/c				LP Pulse Width	XR2F[3-0]		
(J3-48)	PINL22 n/c				LP Polarity	XR54[6]		
(J3-46)	$\frac{PNL21}{DNL20}$ n/c				LP Blank	XR4F[7]		
(J3-45)	PINL20 n/c				LP Active during V	XR51[7]		
(J3-43)	$\frac{PNL19}{n/c}$				FLM Delay Disable	XR2F[7]		
(J3-42)	$\frac{PNL18}{n/c}$				FLM Delay	XR2C		
(J3-40)	PNL1/ n/c				FLM Polarity	XR54[7]		
(J3-39)	<u>PNL16</u> n/c				Blank#/DE Polarity	XR54[0]		
<u> </u>	D				Blank#/DE H-Only	XR54[1]		
(13-37)	PNL15 n/c				Blank#/DE CRT/FP	XR51[2]		
(J3-36)	$\frac{PNL14}{n/c}$							
(J3-34)	$\frac{PNL13}{n/c}$				Alt Hsync Start (CR04)	XR19		
(13-33)	<u>PNL12</u> n/c				Alt Hsync End (CR05)	XR1A		
(13-31)	PNL11 n/c				Alt H Total (CR00)	XR1B		
$\left(13-30 \right)$	PNL10 n/c				Alt V Total (CR06)	XR65/64		
(13-28)	PNL9 n/c				Alt Vsync Start (CR10)	XR65/66		
<u>13-27</u>	PNL8 n/c				Alt Vsync End (CR11)	XR67[3-0]		
					Alt Hsync Polarity	XR55[6]		
(13-25)	PNL7		$\left(\frac{CN2-12}{CN2-12} \right)$	LD0	Alt Vsync Polarity	XR55[7]		
(13-24)	PNL6		$\leftarrow CN2-13$	LD1	Display Quality Pasamy	nondotiona		
13-22	PNL5		$\leftarrow CN2-14$	LD1 LD2	Display Quanty Recollin			
$\overline{13-21}$	PNL4		$\leftarrow CN2-15$	LD2	FRC EBC Option 1	XR50[1-0]		
$\overline{13-19}$	PNL3		$\leftarrow CN1-8$	LIDO	FRC Option 1	AKJ3[2]		
$\overline{13-18}$	PNL2		$\leftarrow CN1-9$	UD1	FRC Option 2	AKJ5[5]		
$\sim \frac{33 \cdot 10}{13 \cdot 16}$	PNL1		$\leftarrow CN1-10$		FRC Option 5	AKJS[0]		
(33-10)	PNL0		$\leftarrow CN1-11$	UD3	Dither	XR50[7-0]		
				005	Dittiel	AK30[5-2]		
(13.17)	GND				M Phase Change	XR5E[7]		
$-\frac{33}{13}$	GND	n/c —	$\left(\frac{1}{1} \right)$	NC	M Phase Change Count	XR5E[6-0]		
$\sim \frac{33-20}{13-23}$	GND	n/c —	$\leftarrow CN2_{-21}$	NC				
$ > \frac{33-23}{13-26} $	GND	11/0		ne -	Compensation Typical S	ettings		
$\sim 13_{-20}$	GND		$ \longrightarrow $		H Compensation	XR55[0]		
$ \xrightarrow{JJ-2J} $	GND	n/c —	$(\underline{CN2-24})$	VO	V Compensation	XR57[0]		
$\left \begin{array}{c} 33 - 32 \\ 13 35 \end{array} \right $	GND				Fast Centering Disable	XR57[7]		
$-\frac{13}{12}\frac{39}{38}$	GND		(N2.20)	VSS	H AutoCentering	XR57[7] XP55[1]		
$\left \begin{array}{c} 33-36 \\ 12 & 41 \end{array} \right $	GND		$\sum \frac{CN2-20}{CN2-10}$	VSS	V AutoContoring	XR55[1]		
$-\frac{13-41}{12.44}$	GND		$\sum \frac{CN2-19}{CN1.6}$	VSS	H Contoring	XR5/[1]		
$\rightarrow 12 47$	GND		$\sum \frac{CN1-0}{CN1-4}$	VSS	V Contoring	AKJ0 VD50/58		
$\succ \frac{33-47}{1350}$	GND		$\sum \frac{CINI-4}{CNI}$	22V	v Centering	11137/30		
(33-30)	_			400	H Text Compression	XR55[2]		
	VDDSAFE (+5V)		(N2.16)	VDD	H AutoDoubling	XR55[5]		
$(1)^{-1}$			$\sum \frac{CN2-10}{CN2,17}$		V Text Stretching	XR57[2]		
(122)	+12VSAFE	Ţ	$\sum \frac{CN2-17}{CN2-25}$		V Text Stretch Mode	XR57[4-3]		
(13-2)		0.017	(UN2-25)	DISLOLL#	V Stretching	XR57[5]		
	VEESAFE (±12 to ±45) -25V		VEE	V Stretching Mode	XR57[6]		
(13-3)			$\sum CN2 22$	VEE	V Line Insertion Height	XR59[3-0]		
		-	(1)2-22	VEE	V H/W Line Replication	XR59[7]		
					V Line Repl Height	XR5A[3-0]		

65548 Interface - Sanyo LCM-6494-24NTK (640x480 Monochrome LCD DD Panel)



DK6554x		ProgrammingReco	ommenda	ation	<u>Requirements</u>
DCB		Parameter	Register	Value	Comment
PCD Connector		Panel Width	XRIC	4Fh	(640 / 8) - 1
		Panel Height	XR65/68	1DFh	$\frac{(01070)}{480-1}$
(J3-5) <u>ENABEL</u> n/c		Panal Type	XR 05/00	1D1 II	100 1
(J3-4) Reserved n/c		Clock Divide (CD)	XR51[1-0]		
J_{3-8} BLANK#/DE n/c		Clock Divide (CD)	XN50[0-4]		
\sim 13-7 \sim M (ACDCLK) n/c	Hitachi LMG5364XUFC	Shiftcik Div (SD)	XK51[3]		
$\sim 13-6$ $\rightarrow GND$	Panel	Gray/Color Levels	XR4F[2-0]		
	Connector	TFT Data Width	XR50[7]		
SHFCLK		STN Pixel Packing	XR53[5-4]		
$\sim \frac{33-13}{12.14} \leftarrow GND$		Frame Accel Ena	XR6F[1]		
$\rightarrow 12 10$ $\rightarrow LP$ (HS)		Output Signal Timing			
\rightarrow J3-10 \rightarrow GND		Output Signal Tilling	VD51[5]		
\rightarrow J3-9 FLM (VS)		Shift Clock Mask (SM)	XK51[5]		
<u>J3-11</u> GND	FRAME	LP Delay Disable	XR2F[6]		
<u>J3-12</u>		LP Delay (CMPR ena)	XR2F/2D		
PNI 23		LP Delay (CMPR disa)	XR2F/2E		
(33-49) PNI 22 n/c		LP Pulse Width	XR2F[3-0]		
$(J3-48) \frac{111222}{\text{PNII} 21} \text{ n/c}$		LP Polarity	XR54[6]		
(J3-46) <u>NL21</u> n/c		LP Blank	XR4F[7]		
$(J3-45) \frac{110L20}{DNI 10} n/c$		LP Active during V	XR51[7]		
(J3-43) PNL 19 n/c		FLM Delay Disable	XR2F[7]		
$\overline{J3-42}$ PINL 18 n/c		FLM Delay	XR2C		
$\overline{13-40}$ PNL17 n/c		FLM Polarity	XR54[7]		
$\sim 13-39$ $\rightarrow PNL16$ n/c		Blank#/DE_Polarity	XR54[0]		
		Blank#/DE H-Only	XR54[1]		
<u>PNL15</u> n/c		Blank#/DF CRT/FP	XR51[2]		
$\sim \frac{33 \text{ sr}}{13-36} \rightarrow \frac{\text{PNL}14}{\text{PNL}14} \text{ n/c}$			11101[2]		
$\sim 13-34$ $\rightarrow PNL13$ n/c		Alt Hsync Start (CR04)	XR19		
$\begin{array}{c} \xrightarrow{33-34} \\ 13-33 \end{array} \xrightarrow{PNL12} \\ n/c \end{array}$		Alt Hsync End (CR05)	XR1A		
~ 13.31 $\sim PNL11$ n/c		Alt H Total (CR00)	XR1B		
~ 13.20 $\sim PNL10$ n/c		Alt V Total (CR06)	XR65/64		
~ 13.28 $\sim PNL9$ n/c		Alt Vsync Start (CR10)	XR65/66		
~ 13.27 $\sim PNL8$ n/c		Alt Vsync End (CR11)	XR67[3-0]		
		Alt Hsync Polarity	XR55[6]		
PNL7		Alt Vsync Polarity	XR55[7]		
$\sim \frac{13-23}{13-24}$ PNL6	12 12 100				
~ 13.224 PNL5	13 14 102	Display Quality Recomm	nendations		
$\rightarrow 13-22$ PNL4	~ 14 $\downarrow LD2$ $\downarrow D2$	FRC	XR50[1-0]		
\rightarrow J3-21 \rightarrow PNL3	$\xrightarrow{13}$ $\xrightarrow{13}$ $\xrightarrow{100}$	FRC Option 1	XR53[2]		
→ <u>J3-19</u> → PNL2	$\xrightarrow{8}$ UD0	FRC Option 2	XR53[3]		
> <u>J3-18</u> 12.16 PNL1	$\rightarrow 9$ (DDI	FRC Option 3	XR53[6]		
<u>J3-16</u> 12.15 PNL0	$\rightarrow 10 \rightarrow 0D2$	FRC Polynomial	XR6E[7-0]		
		Dither	XR50[3-2]		
GND		M Phase Change	VD5E[7]		
\downarrow J3-17 GND		M Phase Change Count	AKJE[7]		
$\overbrace{J3-20}$ GND		M Phase Change Count	AKJE[0-0]		
$\begin{array}{c} \underline{J3-23} \\ \underline{J3-23} \\ \underline{GND} \end{array}$		Compensation Typical S	ettings		
GND		H Compensation	XR55[0]		
$\int \frac{J_3 - 29}{GND}$		V Compensation	XR57[0]		
$\int \frac{J_3 - 32}{GND}$					
(<u>J3-35</u>) GND		Fast Centering Disable	XR57[7]		
(<u>J3-38</u>) <u>GND</u>		H AutoCentering	XR55[1]		
(J3-41) GND		V AutoCentering	XR57[1]		
(J3-44) GND		H Centering	XR56		
(J3-47) GND		V Centering	XR59/58		
(<u>J3-50</u>) <u>Give</u>	(6) VSS	H Text Compression	XP55[2]		
\sim VDDSAFE (\pm 5V)		H AutoDoubling	XR55[2]		
(J3-1)	— • (<u>5</u>) VDD	V Toxt Stratahing	AKJJ[J] VD57[2]		
+12VSAFE	$-(\underline{4})$ DISPOFF#	V Text Stretch Mode	AKJ/[2]		
(J3-2) $+12 v SAFE$ n/c		V Text Suetch Mode	AKJ/[4-3]		
$ = VEEC AEE (\pm 12 \pm 6 \pm 45) $	23V	V Stretching	AKJ/[J]		
$(J3-3) \xrightarrow{\text{VELSAFE}} (\pm 12.10 \pm 45)$	-23 v (7) VEE	v Stretching Mode	AK3/[6]		
		v Line Insertion Height	AK39[3-0]		
		V H/W Line Replication	AK59[7]		
		v Line Repi Height	лкэА[3-0]		

65548 Interface - Hitachi LMG5364XUFC (640x480 Monochrome LCD DD Panel)



DK6554v					ProgrammingRec	ommenda	ation	R equirements
DR0554X DCB					Parameter	Register	Value	Comment
Connector					Panel Width	XRIC	7Fh	(1024 / 8) - 1
	FNARKI	Sanvo	LCM-	5491-24NAK	Panel Height	XR65/68	2FFh	768 – 1
$\left(13-5\right)$	Reserved n/c	5	Par	nel	Panel Type	XR51[1-0]		
$(\underline{J3-4})$	BLANK#/DE n/c		Conn	ector	Clock Divide (CD)	XR50[6-4]		
$(\underline{J3-8})$	M (ACDCLK) n/c				Shiftclk Div (SD)	XR51[3]		
(J3-7)	GND		-(2) M	Gray/Color Levels	XR4F[2-0]		
<u> </u>	GILD				TFT Data Width	XR50[7]		
	SHFCLK		<u> </u>		STN Pixel Packing	XR53[5-4]		
(J3-13)	GND		-((5) CL2	Frame Accel Ena	XR6F[1]		
(J3-14)	LP (HS)		\sim	<u> </u>				
$\left(-\frac{13-10}{2} \right)$	GND		<u> </u>	<u>+</u>) CLI	Output Signal Timing			
$\left(\begin{array}{c} J3-9 \end{array} \right)$	FLM (VS)				Shift Clock Mask (SM)	XR51[5]		
$\left(\begin{array}{c} J3-11 \\ J3-11 \end{array} \right)$	GND		ــــــــــــــــــــــــــــــــــــــ	I) FLM	LP Delay Disable	XR2F[6]		
$(\underline{J3-12})$	•				LP Delay (CMPR ena)	XR2F/2D		
<u> </u>	PNL23				LP Delay (CMPR disa)	XR2F/2E		
$(\underline{J3-49})$	$\frac{11122}{PNL22}$ n/c				LP Pulse Width	XR2F[3-0]		
(J3-48)	$\frac{11122}{\text{PNL}21}$ n/c				LP Polarity	XR54[6]		
(J3-46)	$\frac{111221}{\text{PNL}20}$ n/c				LP Blank	XR4F[7]		
$(\underline{J3-45})$	PNL19 n/c				LP Active during V	XR51[7]		
(J3-43)	PNL18 n/c				FLM Delay Disable	XR2F[7]		
$(\underline{J3-42})$	$\frac{11110}{1110}$ n/c				FLM Delay	XR2C		
$(\underline{J3-40})$	PNL16 n/c				FLM Polarity	XR54[7]		
<u> </u>	n/c				Blank#/DE Polarity	XR54[0]		
	PNL15 (LD0)				Blank#/DE H-Only	XR54[1]		
<u>J3-37</u>	PNL14 (LD1)		$-\frac{17}{2}$	7 LD0	Blank#/DE CRT/FP	XR51[2]		
<u> </u>	PNI 13 (LD2)		- <u>(18</u>	$\underline{3}$ LD1	Alt Heyne Start (CP04)	VP10		
<u>J3-34</u>	$\frac{111213}{2}$		- <u>- 19</u>	\rightarrow LD2	Alt Hsync End (CR05)	XR15 XR14		
(J3-33)	PNL11 (LD4)		- <u>(</u>) LD3	Alt H Total (CR00)	XR1A XR1B		
<u>J3-31</u>	PNL10 (LD5)		- <u></u>	LD4	Alt V Total (CR06)	XRID XR65/64		
(J3-30)	PNL9 (LD6)		- <u>2</u> 2	$2 \downarrow LD5$	Alt Vsync Start (CR10)	XR65/66		
<u>J3-28</u>	PNL8 (LD7)		- <u>{ 23</u>	<u>3</u> LD6	Alt Vsync End (CP11)	XR65/00		
<u> </u>			- <u>4</u>	4) LD7	Alt Hsync Polarity	XR55[6]		
	PNL7 (UD0)		\sim		Alt Vsync Polarity	XR55[0]		
(J3-25)	PNL6 (UD1)		<u></u>	\rightarrow UD0	Alt v synce i blanty	AR55[7]		
$\left(J_{3-24} \right)$	PNL5 (UD2)	_	$-\frac{10}{2}$	\rightarrow UD1	Display Quality Recomm	nendations		
$\left(\begin{array}{c} J3-22 \\ J3-22 \end{array} \right)$	PNL4 (UD3)	-	<u>- 11</u>	$1 \rightarrow UD2$	FRC	XR50[1-0]		
$\left(\frac{J3-21}{J3-21} \right)$	PNL3 (UD4)			$2 \rightarrow 0D3$	FRC Option 1	XR53[2]		
$\left(\begin{array}{c} \underline{13-19} \\ \underline{33-19} \end{array} \right)$	PNL_2 (UD5)	-	<u>, l</u>	$3 \rightarrow UD4$	FRC Option 2	XR53[3]		
$\left(-\frac{13-18}{12} \right)$	PNL1 (UD6)				FRC Option 3	XR53[6]		
$\left(- \frac{J3 - 16}{J3 - 16} \right)$	PNL0 (UD7)			\rightarrow UD6	FRC Polynomial	XR6E[7-0]		
(13-15)		-	<u> </u>	<u>, 100/</u>	Dither	XR50[3-2]		
	GND				M Phase Change	XR5E[7]		
$-\frac{13-17}{12.20}$	GND				M Phase Change Count	XR5E[7]		
$-\frac{13-20}{12,02}$	GND				Wi Thase Change Count	AR5L[0-0]		
$-\frac{13-23}{12.26}$	GND				Compensation Typical S	Settings		
$-\frac{13-20}{12,20}$	GND				H Compensation	XR55[0]		
$-\frac{13-29}{12,22}$	GND				V Compensation	XR57[0]		
$-\frac{13-32}{12,25}$	GND				Fast Contaring Disable	VD57[7]		
$-\frac{13-33}{12,28}$	GND				H AutoContoring	XR57[7]		
$- \frac{13-36}{12,41}$	GND			Vee1	II AutoCentering	XR55[1]		
$-\frac{13-41}{12.44}$	GND		\rightarrow	$\frac{20}{77}$ $\frac{1}{7}$ $\frac{1}{7}$ $\frac{1}{7}$	V AutoCentering	VP56		
$- \frac{13-44}{12,47}$	GND			$\sim 10^{10}$	V Contoring	AKJ0 VD50/59		
$-\frac{13-47}{12.50}$	GND		<u>}</u>	\rightarrow γ	v Centering	AKJ9/30		
<u> </u>			\sim	<u> </u>	H Text Compression	XR55[2]		
$\overline{131}$	VDDSAFE (+5V)				H AutoDoubling	XR55[5]		
(13-1)			<u> </u>		V Text Stretching	XR57[2]		
	+12VSAFE				V Text Stretch Mode	XR57[4-3]		
(33-2)		$\perp 36V$			V Stretching	XR57[5]		
	VEESAFE (± 12 to ± 45) $+30$	<u> </u>	VEE	V Stretching Mode	XR57[6]		
(13-3)		Ľ	≻──≠	$\sim \sim $	V Line Insertion Height	XR59[3-0]		
			<u> </u>		V H/W Line Replication	XR59[7]		
					V Line Repl Height	XR5A[3-0]		

65548 Interface - Sanyo LCM-5491-24NAK (1024x768 LCD DD Panel)



DK6554x	ProgrammingRec	ommenda	ation	Requirem	ents
	Parameter	Register	Value	Comment	
PCD Connector	Panel Width	XRIC	7Fh	(1024 / 8) -	1
	Panel Height	XR65/68	2FFh	768 - 1	•
(J3-5) <u>Decentrad</u> n/c	Panel Type	XP51[1 0]	21111	700 1	
(J3-4) Reserved n/c	Clock Divide (CD)	XR51[1-0]			
J_{3-8} <u>BLANK#/DE</u> n/c Error ECM A0071	Clock Divide (CD)	XD51[2]			
\sim $13-7$ \sim M (ACDCLK) n/c Epson ECM-A90/1	Shiftcik Div (SD)	XR51[3]			
Fight GND Panel	Gray/Color Levels	XR4F[2-0]			
Connector	TFT Data Width	XR50[7]			
U3-13 SHFCLK	STN Pixel Packing	XR53[5-4]			
$\sim \frac{33-13}{13.14}$ GND $\sim 10^{-10}$ NSCL	Frame Accel Ena	XR6F[1]			
$\sim \frac{J3-14}{12,10} \sim LP$ (HS) $\sim \frac{A10}{12} \sim \sqrt{53}$	Output Signal Timing				
$\rightarrow \frac{JJ-10}{12.0} \rightarrow \text{GND}$	Chiffe Charle Mark (SM)	VD51[5]			
$\rightarrow 13-9$ FLM (VS) $\rightarrow A3$ VSS	I D Dalass Disable	AKJI[J]			
\sim J3-11 GND \sim A/ DIN	LP Delay Disable	AR2F[0]			
<u></u>	LP Delay (CMPR ena)	XR2F/2D			
PNI 23	LP Delay (CMPR disa)	XR2F/2E			
(J_{3-49}) PNL 22 n/c	LP Pulse Width	XR2F[3-0]			
(J3-48) PNI 21 n/c	LP Polarity	XR54[6]			
(J3-46) PNI 20 n/c	LP Blank	XR4F[7]			
(J3-45) <u>DNU 10</u> n/c	LP Active during V	XR51[7]			
(J3-43) <u>PNL19</u> n/c	FLM Delay Disable	XR2F[7]			
(J3-42) PNL18 n/c	FLM Delay	XR2C			
J3-40 PNL1/ n/c	FLM Polarity	XR54[7]			
(J_{3-39}) <u>PNL16</u> n/c	Blank#/DE Polarity	XR54[0]			
	Blank#/DE H-Only	XR54[1]			
$(13-37) \xrightarrow{\text{PNL15} (\text{LD0})} (B12) \text{LD0}$	Blank#/DE CRT/FP	XR51[2]			
(13-36) PNL14 (LD1) (B13) LD1					
(13-34) PNL13 (LD2) (B14) LD2	Alt Hsync Start (CR04)	XR19			
$\begin{array}{c c} \hline & B15 \\ \hline & B15$	Alt Hsync End (CR05)	XR1A			
$\begin{array}{c c} & & & \\ \hline \\ \hline$	Alt H Total (CR00)	XR1B			
$\begin{array}{c c} & & & \\ \hline \\ & & & \\ \hline \\ \hline$	Alt V Total (CR06)	XR65/64			
$\begin{array}{c c} & & & \\ \hline \\ \hline$	Alt Vsync Start (CR10)	XR65/66			
$\begin{array}{c c} & \underline{3320} \\ \hline 1327 \end{array} \xrightarrow{PNL8} (LD7) \\ \hline B20 \\ \hline D7 \\ \hline D7$	Alt Vsync End (CR11)	XR67[3-0]			
$(\underline{J}\underline{J}\underline{J}\underline{J}\underline{J}\underline{J}\underline{J}\underline{J}\underline{J}\underline{J}$	Alt Hsync Polarity	XR55[6]			
$(13-25) \underline{PNL7} (UD0) (B2) UD0$	Alt Vsync Polarity	XR55[7]			
$\begin{array}{c c} & \underline{\mathbf{B}}_{2} \\ \hline & \underline$		1.4			
$\begin{array}{c c} & \underline{\text{I}} & \text{I$	Display Quality Recomm	<u>nendations</u>			
$\begin{array}{c c} & \underline{J} $	FKC	XR50[1-0]			
$\begin{array}{c c} & \underline{J} $	FRC Option 1	XR53[2]			
$\begin{array}{c c} & \underline{J} $	FRC Option 2	XR53[3]			
$\rightarrow 13 \cdot 16$ PNL1 (UD6) $\rightarrow 100$ UD5	FRC Option 3	XR53[6]			
$\rightarrow 13-10$ (UD7) $\rightarrow 10$ (UD7)	FRC Polynomial	XR6E[7-0]			
	Dither	XR50[3-2]			
$\overline{(12.17)}$ GND	M Phase Change	XR5F[7]			
GND	M Phase Change Count	XR5E[6_0]			
<u>J3-20</u> GND	Wi i hase change count	AR5L[0-0]			
<u>J3-23</u> GND	Compensation Typical S	Settings			
<u>J3-26</u> I2 20 GND	H Compensation	XR55[0]			
<u>J3-29</u> GND	V Compensation	XR57[0]			
(33-32) GND					
(J_3-35) GND	Fast Centering Disable	XR57[7]			
(J <u>3-38</u>) GND	H AutoCentering	XR55[1]			
(33-41) GND $(B1)$ VSS	V AutoCentering	XR57[1]			
(J3-44) GND (B6) VSS	H Centering	XR56			
$(\underline{J3-47})$ GND $(\underline{B11})$ VSS	V Centering	XR59/58			
$(\underline{J3-50})$ $\underbrace{B16}$ VSS	H Text Compression	XP55[2]			
\sim VDDSAFE (+5V)	H AutoDoubling	XR55[2]			
(J3-1) VDD $(T3 V)$ $(A3)$ VDD	V Toxt Stretching	AKJJ[J]			
+12VSAFE $+ A4$ VDD	V Text Stretching	AKJ/[2]			
(J3-2) +12 V SAFE (A9) DISP	v Text Stretch Mode	AKJ/[4-3]			
$+V^{\dagger}$	v Stretching	AK5/[5]			
$(J3-3) \xrightarrow{V EESAFE (\pm 12 \text{ IO } \pm 43)} (A1) VDDH$	v Stretching Mode	AK5/[6]			
	V Line Insertion Height	AK59[3-0]			
* Voltage not specified in panel data sheet: contact panel manufacturer	V H/W Line Replication	XR59[7]			
i struge not spectrice in parer data sheet, contact parer manufacture	V Line Repl Height	[XR5A[3-0]			

† Voltage not specified in panel data sheet; contact panel manufacturer for more information.

65548 Interface - Epson A9071 (1024x768 LCD DD Panel)



DK6554x					Prog	ram
PCB					Paramet	er
Connector			Hitachi TM2	26D50VC2AA	Panel W	/idth
$\left(125\right)$	ENABKL	n/c	Pa	anel	Panel F	leight
$\rightarrow 12.4$	Reserved	n/c	Con	nector	Panel T	уре
$\rightarrow \frac{13-4}{12.9}$	BLANK#/DE	II/C	1		Clock D	vivide
$\rightarrow \frac{J_{3-8}}{I_{2,7}}$	M (ACDCLK)	n/c		5 J DIMO	J Shiftclk	Div (S
$\rightarrow \frac{J_{3-1}}{I_{2,6}}$	GND	II/C	1		Gray/Co	olor L
(13-0)					TFT Da	ta Wic
I 2 12	SHFCLK				. STN Piz	cel Pac
$\rightarrow 13 14$	GND		$-\frac{2}{2}$	$\xrightarrow{\Pi}$	Frame A	Accel I
$-\frac{33-14}{12,10}$	LP (HS)		$ - \frac{2}{1} $	$\frac{0}{0}$ \rightarrow $\frac{0}{10}$		Signal
$\succ \frac{JJ-10}{12.0} \prec$	GND			$\frac{9}{5}$	Shift Cl	Signal
$\rightarrow 13-9$	FLM (VS)		$ - \frac{2}{1}$	$\frac{3}{7}$ $\xrightarrow{\text{OND}}$		UCK IV
$\rightarrow 13^{-11}$	GND			$\frac{7}{8}$ \rightarrow CND		$\frac{1}{2} \frac{D152}{CN}$
<u></u>						$\frac{1}{V}$ (CN
$\left(12.40\right)$	PNL23	n/c			LF Dela	widt
$-\frac{13-49}{12,49}$	PNL22	n/c			LF Fuls	rity
$-\frac{13-40}{12.46}$	PNL21	n/c			LI I Dia	Trty Je
$-\frac{13-40}{12.45}$	PNL20	n/c			LF Dian	ve dur
$-\frac{13-43}{12,42}$	PNL19	n/c			EF ACU	ve uur
$-\frac{13-43}{12,42}$	PNL18	n/c			FLMD	slay D
$-\frac{13-42}{12,40}$	PNL17	n/c				Jority
$-\frac{13-40}{12,20}$	PNL16	n/c			Plant#	
()		II/C			Dialik#/	DEP
[12 27]	PNL15 (R4)		-	$\overline{2}$ \mathbb{D}^2	Dialik#/	DE CI
$-\frac{13-37}{12.26}$	PNL14 (R3)		<u>}</u>	$\frac{2}{2}$ \prec $\frac{K3}{D2}$	Blank#/	DECI
$-\frac{13-30}{12,24}$	PNL13 (R2)			$\xrightarrow{5}{4}$ $\xrightarrow{K2}{1}$	Alt Hsy	nc Sta
$-\frac{13-34}{12,22}$	PNL12 (R1)		`	$\frac{4}{5}$ \xrightarrow{KI} \xrightarrow{KI}	Alt Hsy	nc Enc
$-\frac{13-33}{12,21}$	PNL11 (R0)	n/c		<u>5</u> J KU	Alt H T	otal
$-\frac{13-31}{12,20}$	PNL10 (G5)	II/C	-		Alt V T	otal
$-\frac{13-30}{12,28}$	PNL9 (G4)			$\xrightarrow{0}{7}$	Alt Vsy	nc Sta
$-\frac{13-20}{12.27}$	PNL8 (G3)		<u>}</u>	$\xrightarrow{/}$ \xrightarrow	Alt Vsy	nc Enc
(13-21)			<u> </u>		Alt Hsy	nc Po
[12.25]	PNL7 (G2)			$\overline{0}$	Alt Vsy	nc Po
$\rightarrow 1324$	PNL6 (G1)	n/c	<u> </u>	<u> </u>	D: 1	0.1
$-\frac{13-24}{12,22}$	PNL5 (G0)	n/c			<u>Display</u>	Qual
$\rightarrow 1322$	<u>PNL4 (B4)</u>	n/ e	1	$\overline{0}$ B3	FRC	. 1
$\rightarrow \frac{JJ-21}{I3 \ 10}$	PNL3 (B3)		$ \xrightarrow{1} 1$	$\xrightarrow{0}{1}$ $\xrightarrow{B2}{1}$	FRC Op	tion 1
$-\frac{13-19}{12,18}$	PNL2 (B2)		$ \xrightarrow{1} 1$	$\frac{1}{2}$ \downarrow $\frac{1}{2}$ \downarrow $\frac{1}{2}$	FRC Op	ption 2
$-\frac{33-16}{13,16}$	PNL1 (B1)		$\xrightarrow{1}$	$\frac{2}{3}$ $\overrightarrow{B0}$	FRC Op	$\frac{1}{1}$
$-\frac{33-10}{13-15}$	<u>PNL0 (B0)</u>	n/c		<u> </u>	FRC P	olynon
<u> </u>		ii e			Dither	
$\left(13.17 \right)$	GND		n/c - 3	$\overline{0}$ VR1	M Phase	e Chan
$-\frac{33}{13-20}$	GND		n/c 3	$1 \rightarrow VR^2$	M Phas	e Chai
$-\frac{3320}{1323}$	GND		n/c 3	$2 \rightarrow VR3$	~	
<u>→ 13-26</u>	GND			<u></u>	Compe	nsatio
<u>→ 13-29</u>	GND				H Com	pensat
$-\frac{33-22}{13-32}$	GND				V Com	pensat
<u>→ 13-35</u>	GND				Fast Ce	nterin
<u>≻ 13-38</u> ≺	GND	I			H Auto	Center
$\sim \frac{33-30}{13-41}$	GND	I		$\frac{5}{4}$ HREV	V Auto	Center
$\sim \frac{33-41}{13-44}$	GND				H Cente	ring
$\sim \frac{33-44}{13-47}$	GND	I		1 GND	V Cente	ring
$-\frac{33-47}{13-50}$	GND	I		$\xrightarrow{1}{2}$ GND	v cente	img
<u> </u>		•	<u> </u>		H Text	Comp
	VDDSAFE (+5V)			H Autol	Doubli
<u> </u>					V Text	Stretc
\sim	+12VSAFE	,		$\frac{3}{8}$ \overrightarrow{RIC}	V Text	Stretch
<u> </u>	12 VOATE	-n/c			V Stret	ching
-				6 VEE	V Stretc	hing N
$\overline{13-3}$	VEESAFE (±12	to ±45) -2	$4V \downarrow \rightarrow \frac{2}{2}$	$\frac{10}{7}$ \overrightarrow{VEE}	V Line	Insert
\sim					V H/W	Line I

ProgramminR ecommendation R equirements							
Parameter	Register	Value	Comment				
Panel Width	XRIC	4Fh	$\overline{(640 / 8)} - 1$				
Panel Height	XR65/68	1DFh	480 - 1				
Panel Type	XR51[1-0]	00					
Clock Divide (CD)	XR50[6-4]	000					
Shiftelk Div (SD)	XR51[3]	000					
Gray/Color Levels	$\mathbf{X}\mathbf{R}\mathbf{F}[2_0]$	100					
TET Data Width	XR41[2-0] XP50[7]	100	n/a				
STN Divel Packing	XR50[7]	00	n/a				
Frame A cool Eng	VD6E[1]	00	Disabled				
France Accel Ella	AROITI	0	Disableu				
Output Signal Timing							
Shift Clock Mask (SM)	XR51[5]	0					
LP Delay Disable	XR2F[6]	0					
LP Delay (CMPR ena)	XR2F/2D	04Fh					
LP Delay (CMPR disa)	XR2F/2E	04Fh					
LP Pulse Width	XR2F[3-0]	0Fh					
LP Polarity	XR54[6]	1					
LP Blank	XR4F[7]	0					
LP Active during V	XR51[7]	1					
El M Delay Disable	XR2F[7]	0					
FI M Delay	XR2[[]]	04h					
FLM Delay	XR2C	1					
Plank#/DE_Dalarity	XR54[7]	1					
Blank#/DE Polarity	XR54[0]	1					
Blank#/DE H-Only	XR54[1]	1					
Blank#/DE CR1/FP	XR51[2]	1					
Alt Hsync Start (CR04)	XR19	56h					
Alt Hsync End (CR05)	XR1A	13h					
Alt H Total (CR00)	XR1B	5Fh					
Alt V Total (CR06)	XR65/6/	201h					
Alt Vsync Start (CR10)	XR05/04	1DFh					
Alt Vsyne End. (CR10)	XR05/00	5h					
Alt Usyne Polority	XR07[3-0]	1					
Alt Visuna Polarity	XR55[0]	1					
Alt Vsylic Folarity	ΔΚ35[7]	1					
Display Quality Recomm	nendations						
FRC	XR50[1-0]	10					
FRC Option 1	XR53[2]	1	Set to 1				
FRC Option 2	XR53[3]	1	Set to 1				
FRC Option 3	XR53[6]	0					
FRC Polynomial	XR6E[7-0]	-	n/a				
Dither	XR50[3-2]	01					
	11100[0 2]						
M Phase Change	XR5E[7]		n/a				
M Phase Change Count	XR5E[6-0]		n/a				
Common and them Trumbool 6	a44:m an						
Compensation Typical S	settings	1					
H Compensation	XR55[0]	1					
V Compensation	XR5/[0]	1					
Fast Centering Disable	XR57[7]	0					
H AutoCentering	XR55[1]	0					
V AutoContoring	XR55[1]	0					
H Centering	XR5/[1] XP56	00h					
V Centering	XD50/59	0001					
v Centering	ARJ9/30	00001					
H Text Compression	XR55[2]	1					
H AutoDoubling	XR55151	1					
V Text Stretching	XR57[2]	1					
V Text Stretch Mode	XR57[4-3]	11					
V Stretching	XR57[5]	0					
V Stretching Mode	XR57[6]	0					
V I ine Insertion Height	XR59[3_0]	0Fh					
V H/W Line Daplication	XD 50[71	0					
V Line Repl Height	XR54[2 0]	0					
· Line Kepi Height	AKJA[3-0]	U					

65548 Interface - Hitachi TM26D50VC2AA (640x480 512-Color TFT LCD Panel)



DK6554x				Pro	gra
PCB				<u>Param</u>	ietei
Connector			Sharp LQ9D011	Panel	Wie
[13-5]	ENABKL	-n/c	Panel	Panel	He
$\sim 13-4$	Reserved	-n/c	Connector	Panel	Typ
$\left[\begin{array}{c} 33-4\\ 13-8 \end{array} \right]$	BLANK#/DE	1.0	(N2-5)	ENAB Clock	Div
\sim 13-7	M (ACDCLK)	- n/c		Shifte	lk E
$\left[\frac{33-7}{13-6} \right]$	GND		$CN1-8$	GND Gray/	Col
				TFT I	Jata
(13-13)	SHFCLK		(CN1-1)	CK SIN F	. 1xe
(13-14)	GND		CN1-2	GND Frame	: Ac
<u> </u>	LP (HS)		(CN1-3)	HSYNC Outpu	at S
(J3-9)	GND		(CN1-8)	GND Shift	Clo
(J3-11)	FLM (VS)		(CN1-4)	VSYNC LP De	elay
(J3-12)	GND		(CN1-12)	GND LP De	lay
<i>`</i>				LP De	elay
(J3-49)	PNL23	- n/c		LP Pu	lse
(J3-48)	PNL22	- n/c		LP Po	lari
J3-46	PNL21 DNL20	- n/c		LP Bl	ank
(J3-45)	PNL20	- n/c		LP Ac	ctive
(J3-43)	PNL19 DNL 19	- n/c		FLM	Dela
(J3-42)	PINL18 DNI 17	- n/c		FLM 1	Dela
(J3-40)	PINL1/ DNI 16	- n/c		FLM	Pola
(J3-39)	PINLIO	- n/c		Blank	#/D
	DNI 15 $(\mathbf{D}4)$		\longrightarrow	Blank	#/D
(<u>J3-37</u>)	$\frac{\text{FINLIS}(\text{K4})}{\text{DNI} 14}$		<u>(CN1-7</u>)	R2 Blank	#/D
<u>(J3-36)</u>	$\frac{1}{1}$ NL14 (K3) DNI 13 (P2)		<u>(CN1-6</u>)	R1	
<u>(J3-34</u>)	$\frac{1 \text{ NL13}}{\text{PNL12}} (\text{R2})$		<u>(CN1-5</u>)	R0 Alt H	syn
(<u>J3-33</u>)	$\frac{1}{1} \frac{1}{1} \frac{1}$	- n/c			Tot
(<u>J3-31</u>)	$\frac{1}{1} \frac{1}{1} \frac{1}$	- n/c	\sim	Alt II	Tot
$\left(J3-30 \right)$	$\frac{110}{10} (G4)$		$(\underline{CN1-11})$	G2 $Alt V$	svn
(J3-28)	$\frac{1}{\text{PNL8}} (\text{G3})$		(CN1-10)	G1 Alt V	syn
(J3-27)	11120 (05)		$(\underline{CN1-9})$	G0 Alt H	syn
	PNL7 (G2)	1		Alt V	syn
$\left\{ \begin{array}{c} \underline{J3-25} \\ \underline{J3-25} \end{array} \right\}$	PNL6 (G1)	- n/c			<u> </u>
$\left[\begin{array}{c} J_3 - 24 \\ I_2 & 22 \end{array} \right]$	PNL5 (G0)	- n/c		Displa	<u>ay (</u>
$-\frac{J_3-22}{J_2-21}$	PNL4 (B4)	- 11/C	(11115)	FRC FRC	
$\left \begin{array}{c} J_{3} - 2I \\ I_{2} & I_{0} \end{array} \right $	PNL3 (B3)		\sim CNI-15 CNI-14	D2 P1 FRC 0	Opti
$-\frac{13-19}{12,19}$	PNL2 (B2)		\sim CN1-14 CN1-12	FRC C	Dpti
$-\frac{13-18}{12,16}$	PNL1 (B1)	n/c	-(CNI-IS)	BO FRC C	Opti
$-\frac{J_{3}-10}{12,15}$	PNL0 (B0)	- n/c		FRC	Pol
(33-13)		- II/ C		Dither	î.
$\overline{13.17}$	GND			M Pha	ase
$ > \frac{33-17}{13-20} $	GND			M Pha	ase
<u>≻ 13-20</u>	GND				
<u>≻ 13-26</u> ≺	GND	I		Comp	ens
	GND	I		H Co	mp
► <u>13-32</u>	GND	i		V Co	mp
(13-35)	GND	_	n/c (N2-6)	EST Fast C	Cen
$\overline{13-38}$	GND			H Aut	ioCe
J3-41	GND	•		V Auf	ioCe
J3-44	GND	\		H Cen	iteri
J3-47	GND	\	——————————————————————————————————————	GND V Cen	iteri
(J3-50)	GND	\		GND	
()			()	H Tey	<u>دt</u> C
(J3-1)	VDDSAFE (+5V	()		VCC H Aut	oDo
	10VCAED		(CN2-2)	VCC V Tex	tt S
<u> </u>	+12VSAFE	n/c		V Tex	t St
	VEESAEE (+12	$t_0 \pm 45$		V Str	etch
(J3-3)	VEESAFE (±12	$\frac{10 \pm 43}{n/c}$ n/c	;	V Stre	tch
				V Lin	le II

ProgramminRecommendationRequirements				
Parameter	Register	Value	Comment	
Panel Width	XRIC	4Fh	(640 / 8) - 1	
Panel Height	XR65/68	1DFh	$\frac{(01070)}{480-1}$	
Panel Type	XR51[1_0]	00	100 1	
Clock Divide (CD)	XR50[6-4]	000		
Shiftelk Div (SD)	XR50[0 4]	000		
Gray/Color Levels	$\mathbf{X}\mathbf{R}\mathbf{J}\mathbf{I}\mathbf{I}\mathbf{J}\mathbf{I}\mathbf{I}\mathbf{J}\mathbf{I}\mathbf{I}\mathbf{I}\mathbf{I}\mathbf{I}\mathbf{I}\mathbf{I}\mathbf{I}\mathbf{I}I$	100		
TET Data Width	XR4[[2-0] XP50[7]	100	n/o	
STN Divel Dacking	XR50[7]	00	n/a	
Frame Accel Ena	XR55[5-4]	00	Disabled	
Traine Accer Ena	ARGI	0	Disabled	
Output Signal Timing				
Shift Clock Mask (SM)	XR51[5]	0		
LP Delay Disable	XR2F[6]	0		
LP Delay (CMPR ena)	XR2F/2D	04Fh		
LP Delay (CMPR disa)	XR2F/2E	04Fh		
LP Pulse Width	XR2F[3-0]	0Fh		
LP Polarity	XR54[6]	1		
LP Blank	XR4F[7]	0		
LP Active during V	XR51[7]	1		
FLM Delay Disable	XR2F[7]	0		
FLM Delay	XR2C	04h		
FLM Polarity	XR54[7]	1		
Blank#/DE Polarity	XR54[0]	1		
Blank#/DE H-Only	XR54[1]	1		
Blank#/DE CRT/FP	XR51[2]	1		
		-		
Alt Hsync Start (CR04)	XR19	56h		
Alt Hsync End (CR05)	XR1A	13h		
Alt H Total (CR00)	XR1B	5Fh		
Alt V Total (CR06)	XR65/64	201h		
Alt Vsync Start (CR10)	XR65/66	1DFh		
Alt Vsync End (CR11)	XR67[3-0]	5h		
Alt Hsync Polarity	XR55[6]	1		
Alt Vsync Polarity	XR55[7]	1		
Dicplay Quality Recomm	andations			
EPC	XP50[1 0]	10		
FRC Ontion 1	XD52[2]	10	Sat to 1	
FRC Option 1	AK55[2]	1		
FRC Option 2	AK55[5]	1	Set to 1	
FRC Option 5	AK55[0]	0		
FRC Polynomial	XR6E[7-0]	01	n/a	
Dither	XR50[3-2]	01		
M Phase Change	XR5E[7]		n/a	
M Phase Change Count	XR5E[6-0]		n/a	
Compensation Typical S	ettings			
H Compensation	XR55[0]	1		
V Compensation	XR55[0]	1		
v Compensation	ΛΚ37[0]	1		
Fast Centering Disable	XR57[7]	0		
H AutoCentering	XR55[1]	0		
V AutoCentering	XR57[1]	0		
H Centering	XR56	00h		
V Centering	XR59/58	000h		
	VD55[0]	1		
H Text Compression	AK55[2]	1		
H AutoDoubling	XR55[5]	1		
V Text Stretching	XR57[2]	1		
V Text Stretch Mode	XR57[4-3]	11		
V Stretching	XR57[5]	0		
V Stretching Mode	XR57[6]	0		
V Line Insertion Height	XR59[3-0]	0Fh		
V H/W Line Replication	XR59[7]	0		
V Line Repl Height	XR5A[3-0]	0		

65548 Interface - Sharp LQ9D011 (640x480 512-Color TFT LCD Panel)



DK6554x		
PCB		Toshiba LTM-09C015-1
	ENABKL	Panel
$\left[\begin{array}{c} 13-5 \\ 12 \end{array} \right]$	Reserved n/c	Connector
$\left \begin{array}{c} J_{3-4} \\ I_{3-8} \end{array} \right $	BLANK#/DE	(N2.7) ENAB
$\left\langle \frac{JJ-0}{I3-7}\right\rangle$	<u>M (ACDCLK)</u> n/c	$(\underline{CN2-7})$ ENAB
$\overbrace{J3-6}^{33}$	GND	<u>— (CN1-8</u>) GND
$\overline{1212}$	SHFCLK	
$-\frac{13-13}{13-14}$	GND	\sim
$\left\langle \frac{33-14}{13-10}\right\rangle$	<u>LP (HS)</u> n/c	
$\langle J3-9 \rangle$	GND FLM (VS)	CN1-6 GND
J3-11	$\frac{FLM}{CND}$ n/c	
(<u>J3-12</u>)	UND	<u> </u>
(13.49)	PNL23 n/c	
$\left\langle \frac{33-49}{13-48}\right\rangle$	$\frac{PNL22}{n/c}$	
(J3-46)	$\frac{PNL21}{n/c}$	
J3-45	$\frac{PNL20}{PNL10}$ n/c	
<u>(J3-43</u>)	$\frac{PNL19}{PNL18} n/c$	
(J3-42)	$\frac{111218}{PNL17}$ n/c	
$\left\langle J_{3-40} \right\rangle$	$\frac{1}{1}$ PNL16 n/c	
<u> </u>		
(J3-37)	PNL15 (R4)	(CN1-7) R2
(J3-36)	PNL14 (R3)	<u> </u>
<u>J3-34</u>	PINL13 (R2) PNI 12 (P1)	CN1-3 R0
<u>(J3-33</u>)	$\frac{1}{1} \frac{1}{1} \frac{1}$	
$\left(\begin{array}{c} J3-31 \\ 32-32 \\ 32-3$	$\frac{11011}{10}$ (G5) n/c	
$-\frac{13-30}{12.28}$	PNL9 (G4)	\sim CN1-13 G2
$-\frac{13-20}{13-27}$	PNL8 (G3)	CN1-9 G0
	$\mathbf{DNII} \ 7 \qquad (\mathbf{C2})$	
<u>J3-25</u>	$\frac{PNL}{PNL6} \frac{(G2)}{(G1)} n/c$	
<u>(J3-24</u>)	$\frac{11120}{\text{PNL5}} (G0) n/c$	
$\left\{ \begin{array}{c} J_3 - 22 \\ T_2 & 21 \end{array} \right\}$	$\frac{1}{1} \frac{1}{1} \frac{1}$	
$-\frac{13-21}{12,10}$	PNL3 (B3)	CN2-3 B2 CN2-3 P1
$\left\langle \frac{J_3-19}{13-18}\right\rangle$	PNL2 (B2)	CN2-3 B1 B0
$\left\langle \frac{33-16}{13-16}\right\rangle$	<u>PNL1 (B1)</u> n/c	
<u>J3-15</u>	PNL0 (B0) n/c	
	GND	
$\left \sum_{13,20}^{13-17} \right $	GND	n/c = (-CN1-15) NC
$\left\langle \frac{33-20}{13-23}\right\rangle$	GND	(CN2-8) GND
$\overline{33-26}$	GND	(CN2-6) GND
(J3-29)	GND	
J3-32	GND	<u>— (CN1-14</u>) GND
(J3-35)	GND	
$\left\langle J_{3} J_{3} J_{4} \right\rangle$	GND	(CN1-10) GND
$\left[\begin{array}{c} J_{3} - 41 \\ I_{2} & 44 \end{array} \right]$	GND	(CNI-4) GND
$ > \frac{33-44}{13-47} < $	GND	(N2-4) GND
	GND	CN2-2 GND
	VDDSAFE (+ 5V)	
(J3-1)		(CN2-9) VDD
	+12VSAFE	(C CN2-10) VDD
<u></u>	$\frac{1}{10 + 10 + 10}$	$u \sim$
J3-3	<u>veesare (± 12 to ± 45)</u> n	n/c

ProgrammingRecommendationRequirements					
Parameter	Register	Value	Comment		
Panel Width	XRIC	4Fh	(640 / 8) - 1		
Panel Height	XR65/68	1DFh	480 - 1		
Panel Type	XR51[1-0]	00			
Clock Divide (CD)	XR50[6-4]	000			
Shiftclk Div (SD)	XR51[3]	0			
Gray/Color Levels	XR4F[2-0]	100			
TFT Data Width	XR50[7]	0	n/a		
STN Divel Packing	XR50[7] XP53[5 4]	00	n/a		
Eroma A agal Eng	XR55[5-4]	00	Disabled		
Frame Accel Ella	AROF[1]	0	Disabled		
Output Signal Timing					
Shift Clock Mask (SM)	XR51[5]	0			
LP Delay Disable	XR2F[6]	0			
I P Delay (CMPR ena)	XR2F/2D	04Fh			
I P Delay (CMPR disa)	XR2F/2E	0.4Fh			
L Delay (Civil K disa)	XR2172E	04111 OEb			
LP Pulse width	XR2F[3-0]	1			
	AK34[0]	1			
LP Blank	XR4F[/]	0			
LP Active during V	XR51[7]	I			
FLM Delay Disable	XR2F[7]	0			
FLM Delay	XR2C	04h			
FLM Polarity	XR54[7]	1			
Blank#/DE Polarity	XR54[0]	1			
Blank#/DE H-Only	XR54[1]	0	Reqd for this panel		
Blank#/DE CRT/FP	XR51[2]	1			
Alt Hsync Start (CR04)	XR19	56h			
Alt Hsync End (CR05)	XR1A	13h			
Alt H Total (CR00)	XR1B	5Fh			
Alt V Total (CR06)	XR65/64	201h			
Alt Vsync Start (CR10)	XR65/66	1DFh			
Alt Vsync End (CR11)	XR67[3_0]	5h			
Alt Houng Polority	XR07[5-0]	1			
Alt Visure Delegity	XN55[0]	1			
All Vsync Polarity	AK55[/]	1			
Display Ouality Recomm	nendations				
FRC	XR50[1-0]	10			
FRC Option 1	XR53[2]	1	Set to 1		
FPC Option 2	YP53[3]	1	Set to 1		
EPC Option 2	XR55[5]	1	501101		
FRC Option 5	AKJS[0]	0			
FRC Polynomial	XR6E[/-0]	0.1	n/a		
Dither	XR50[3-2]	01			
M Phase Change	XR5F[7]		n/a		
M Phase Change Count	$\mathbf{XP5E[6 0]}$		n/a		
Wi Thase Change Count	AK5E[0-0]		11/a		
Compensation Typical S	ettings				
H Compensation	XR55[0]	1			
V Compensation	XR57[0]	1			
<u> </u>					
Fast Centering Disable	XR57[7]	0			
H AutoCentering	XR55[1]	0			
V AutoCentering	XR57[1]	0			
H Centering	XR56	00h			
V Centering	XR59/58	000h			
		55011			
H Text Compression	XR55[2]	1			
H AutoDoubling	XR55[5]	1			
V Text Stretching	XR57[2]	1			
V Text Stretch Mode	XR57[4-3]	11			
V Stretching	XR57[5]	0			
V Stretching Mode	XR57[6]	0			
V Line Insertion Usisht	XD50[2 0]	OFh			
V LINC INSCILION Height	AKJ9[3-0]	UFfi O			
v n/w Line Replication	AK39[/]	0			
v Line Repi Height	[AK5A]3-0]	0			

65548 Interface - Toshiba LTM-09C015-1 (640x480 512-Color TFT LCD Panel)



DV6554.		Pr
DCB		Para
Connector	Sharp LO10D311	Pane
ENABKI	Panel	Pane
$\xrightarrow{J3-5}$ Reserved n/c	Connector	Pane
\downarrow J3-4 BLANK#/DE n/c		Cloc
$\xrightarrow{J3-8}$ M (ACDCLK)	ENAB	Shift
\downarrow J_{3-7} \downarrow GND n/c		Gray
	(CN2-4) GND	TFT
SHFCLK		STN
\downarrow J3-13 \downarrow GND	CNI-1 CK	Fran
$\downarrow J3-14 \downarrow LP$ (HS)	(CN1-2) GND	0.1
\downarrow J3-10 \downarrow GND	CN1-3 HSYNC	Out
FLM (VS)	CNI-8 GND	Shift
\downarrow J3-11 \downarrow GND	CNI-4 VSYNC	LPL
()	(CN1-12) GND	LPL
PNL23		
\downarrow J3-49 \downarrow PNL22	\sim CNI-7 RS	
→ J3-48 12.46 → PNL21	$\xrightarrow{\text{CN1-6}}$ R4	
S 13-46 PNL20	\sim CN1-5 K3	
<u>J3-45</u> 12 42 PNL19	\sim CN3-3 R2	
\rightarrow $13-43$ \rightarrow PNL18	\sim CN3-2 RI	FLM
\downarrow J_{3-42} \downarrow PNL17 r/r	(CN3-1) R0	FLM
$\sim 13-40$ PNL16 n/c		FLM
<u> </u>		Blan
(12.27) PNL15	$\left(\begin{array}{c} 0 \\ 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 0 \\ 5 \\ 0 \\ 5 \\ 0 \\ 5 \\ 0 \\ 5 \\ 0 \\ 5 \\ 0 \\ 5 \\ 0 \\ 5 \\ 0 \\ 5 \\ 0 \\ 0$	Blan
$\rightarrow \frac{13-37}{12.26}$ PNL14	\sim CNI-II CG	Blan
- J3-36 PNL13	\sim CN1-10 G4	Alt I
$\rightarrow \frac{13-34}{12,22}$ PNL12	\sim CN1-9 C3	Alt I
- J3-33 PNL11	\sim CN3-7 \sim G2	Alt I
$\rightarrow \frac{J_3-31}{12,20}$ PNL10	\sim CN3-6 GI	Alt V
$\rightarrow 13-30$ PNL9 p/q	(CN3-5) G0	Alt
$\rightarrow 13-28$ PNL8 n/c		Alt V
		Alt
(12.25) PNL7	(CN1 15) D5	Alt
$\begin{array}{c} -\frac{J3-23}{13-24} \\ \hline \end{array} \\ \begin{array}{c} PNL6 \end{array}$	\sim CN1 14 B4	D .
$\begin{array}{c} \xrightarrow{J3-24} \\ 13 22 \end{array} \xrightarrow{PNL5} \end{array}$	CN1 13 B3	Disp
$\begin{array}{c} -\frac{J3-22}{13,21} \\ \hline \end{array} \\ \begin{array}{c} PNL4 \\ \hline \end{array}$	\sim CN3 11 B2	FRC
$\begin{array}{c} \xrightarrow{JJ-21} \\ 13 10 \end{array} \xrightarrow{PNL3} \end{array}$	\sim	FRC
$\sim \frac{13-19}{13-18} \leftarrow \frac{PNL2}{13-18}$	(N3-9) B0	FRC
$\sim \frac{35-16}{13-16} \rightarrow \frac{\text{PNL1}}{\text{PNL1}} \text{ n/c}$	$(\underline{-61(3-5)})$ D0	FRU
$\sim \frac{33-10}{13-15} \sim \frac{\text{PNL0}}{\text{p/c}}$		FRU
<u></u>		Dith
GND GND	n/c - (N3-14) TST	M Pl
$\sim 33 \frac{17}{13-20} \rightarrow GND$	$n/c \rightarrow CN3-13$) TST	M P
$\sim \frac{33-20}{13-23}$ $\leftarrow GND$	n/c - CN3-12) TST	~
C 13-26 C GND	$n/c \rightarrow CN2-6 \rightarrow TST$	Con
C 13-29 C GND		H C
~ 33.22 GND		V C
C 13-35 C GND		Fast
$\sim 33 33 \rightarrow GND$		H A
$\sim 33-41$ GND		V A
C J3-44 GND	(CN3-8) GND	HC
CJ3-47 GND	CN3-4 GND	VC
C J3-50 GND	CN2-3 GND	
		ΗT
UDDSAFE (+5V)	\leftarrow CN2-1 VCC	ΗAι
	\downarrow CN2-2 VCC	V Te
(J3-2) +12VSAFE n	n/c	V Te
		V S
(13-3) VEESAFE (±12 to ±45) n	n/c	V St
		V Li

Programmin RecommendationRequirements					
Parameter	Register	Value	Comment		
Panel Width	XRIC	4Fh	(640 / 8) - 1		
Panel Height	XR65/68	1DFh	480 - 1		
Panel Type	XR51[1-0]	1211			
Clock Divide (CD)	XR50[6-4]				
Shiftelk Div (SD)	XR51[3]				
Gray/Color Levels	XR4F[2_0]				
TET Data Width	XR4[[2-0]] XP50[7]				
STN Divel Packing	XR50[7]				
Frame Accel Ena	XR55[5-4]				
	AROP[1]				
Output Signal Timing					
Shift Clock Mask (SM)	XR51[5]				
LP Delay Disable	XR2F[6]				
LP Delay (CMPR ena)	XR2F/2D				
LP Delay (CMPR disa)	XR2F/2E				
LP Pulse Width	XR2F[3-0]				
LP Polarity	XR54[6]				
LP Blank	XR4F[7]				
LP Active during V	XR51[7]				
FLM Delay Disable	XR2F[7]				
FLM Delay	XR2C				
FLM Polarity	XR54[7]				
Blank#/DE Polarity	XR54[0]				
Blank#/DE H-Only	XR54[1]				
Blank#/DE CRT/FP	XR51[2]				
Alt Hsync Start (CR04)	XR19				
Alt Hsync End (CR05)	XR1A				
Alt H Total (CR00)	XR1B				
Alt V Total (CR06)	XR65/64				
Alt Vsync Start (CR10)	XR65/66				
Alt Vsync End (CR11)	XR67[3-0]				
Alt Hsync Polarity	XR55[6]				
Alt Vsync Polarity	XR55[7]				
Display Quality Recomm	nendations				
FRC	XR50[1-0]				
FRC Option 1	XR53[2]				
FRC Option 2	XR53[3]				
FRC Option 3	XR53[6]				
FRC Polynomial	XR6E[7-0]				
Dither	XR50[3-2]				
	11100[0 2]				
M Phase Change	XR5E[7]				
M Phase Change Count	XR5E[6-0]				
Companyation Typical S	ottings				
Compensation	VD55[0]				
V Compensation	XR55[0]				
v Compensation	AK 37[0]				
Fast Centering Disable	XR57[7]				
H AutoCentering	XR55[1]				
V AutoCentering	XR57[1]				
H Centering	XR56				
V Centering	XR59/58				
	massisa				
H Text Compression	XR55[2]				
H AutoDoubling	XR55[5]				
V Text Stretching	XR57[2]				
V Text Stretch Mode	XR57[4-3]				
V Stretching	XR57[5]				
V Stretching Mode	XR57[6]				
V Line Insertion Height	XR59[3-0]				
V H/W Line Replication	XR59[7]				
V Line Repl Height	XR5A[3-0]				

65548 Interface - Sharp LQ10D311 (640x480 256K-Color TFT LCD Panel)



DK6554x	ProgrammingReco	ommenda	ation	R equirements
PCB	Parameter	Register	Value	Comment
Connector	Panel Width	XR1C	7Fh	(1024 / 8) - 1
ENABKI	Panel Height	XR65/68	2FFh	768 – 1
<u>J3-5</u> <u>Reserved</u> n/c	Panel Type	XR51[1-0]		
J_{3-4} BLANK#/DE n/c	Clock Divide (CD)	XR50[6-4]		
J3-8 M (ACDCLK) n/c Sharp L O10DX01	Shiftclk Div (SD)	XR51[3]		
(<u>J3-7</u>) <u>M (ACDCLK)</u> n/c Sharp EQTODAT	Grav/Color Levels	XR4F[2-0]		
(J3-6) n/c Fallel	TFT Data Width	XR50[7]		
	STN Pixel Packing	XR53[5-4]		
(J3-13) <u>SHICLK</u> (CN2-2) CK	Frame Accel Ena	XR65[5 4]		
(J3-14) UD (US) $(CN2-1)$ GND		AROLLI		
(J3-10) LP (HS) $(CN2-4)$ HSYNC	Output Signal Timing			
(J3-9) GND (US) $(CN2-3)$ GND	Shift Clock Mask (SM)	XR51[5]		
(J3-11) <u>FLM (VS)</u> (CN2-6) VSYNC	LP Delay Disable	XR2F[6]		
(LP Delay (CMPR ena)	XR2F/2D		
	LP Delay (CMPR disa)	XR2F/2E		
J3-49 PNL23 (even pixel red msb) (CN1-7) R12	LP Pulse Width	XR2F[3-0]		
$(J_{3}-48)$ PNL22 (CN1-6) R11	LP Polarity	XR54[6]		
(13-46) PNL21 (even pixel red lsb) (CN1-5) R10	LP Blank	XR4F[7]		
(13-45) PNL20 n/c $(12-10)$ n/c	LP Active during V	XR51[7]		
(odd pixel red msb) (N1-4) R02	FLM Delay Disable	XR2F[7]		
\sim 13-42 PNL18 (N1-3) R01	FLM Delay	XR2C		
$\sim 13-40$ $\rightarrow PNL17$ (odd pixel red lsb) $\sim CN1-2$ R00	FLM Polarity	XR54[7]		
$\begin{array}{c} -33 + 0 \\ \hline 13 - 39 \end{array} \xrightarrow{\text{PNL16}} \text{n/c} \end{array}$	Blank#/DF Polarity	XR54[0]		
	Blank#/DE H-Only	XR54[1]		
(13-37) PNL15 (even pixel green msb) (N1-14) G12	Blank#/DF CRT/FP	XR51[2]		
$\sim \frac{13-37}{13-36}$ $\sim \frac{\text{PNL}14}{\text{PNL}14}$ $\sim \frac{\text{CN}1-14}{\text{CN}1-13}$ G11	Diank#/DE CK1/11	AK31[2]		
\rightarrow <u>13-30</u> <u>PNL13</u> (even pixel green lsb) <u>CN1-13</u> G10	Alt Hsync Start (CR04)	XR19		
$\sim \frac{13-34}{13-33} \rightarrow \frac{\text{PNL12}}{\text{PNL12}} \text{ n/c}$	Alt Hsync End (CR05)	XR1A		
$\begin{array}{c} \hline 13-31 \\ \hline 13-31 \\ \hline \end{array} \xrightarrow{\text{PNL11}} \begin{array}{c} \text{(odd pixel green msb)} \\ \hline \end{array} \xrightarrow{\text{CN1-11}} \begin{array}{c} \text{C02} \\ \hline \end{array}$	Alt H Total (CR00)	XR1B		
$\begin{array}{c c} \hline & \underline{33-31} \\ \hline & \underline{13-30} \end{array} \xrightarrow{\text{PNL10}} \begin{array}{c} \hline & \underline{\text{CN1-11}} \\ \hline & \underline{\text{CN1-10}} \end{array} \xrightarrow{\text{C02}} \begin{array}{c} \hline & \underline{\text{C02}} \\ \hline & \underline{\text{C01}} \end{array}$	Alt V Total (CR06)	XR65/64		
$\sim 13-30$ $\sim PNL9$ (odd pixel green lsb) $\sim CN1-9$ $\sim G00$	Alt Vsync Start (CR10)	XR65/66		
$\sim \frac{33-26}{13.27} \xrightarrow{PNL8} n/c$	Alt Vsync End (CR11)	XR67[3-0]		
	Alt Hsync Polarity	XR55[6]		
(I3 25) PNL7 (even pixel blue msb) (CN1 21) p12	Alt Vsync Polarity	XR55[7]		
$\sim \frac{13-23}{13-24}$ PNL6 CN1-20 B11		1.4		
$\begin{array}{c c} \hline 33-24 \\ \hline 13-22 \\ \hline 13-22 \\ \hline \end{array} \xrightarrow{PNL5} (even pixel blue lsb) \\ \hline \hline CN1-19 \\ \hline B10 \\ \hline \end{array}$	Display Quality Recommended	ND50[1 0]		
$\begin{array}{c} -33-22 \\ \hline 13-21 \\ \hline 13-21 \\ \hline \end{array} \begin{array}{c} PNL4 \\ n/c \\ \hline \end{array}$	FRC	XR50[1-0]		
$\begin{array}{c} \hline 33-21 \\ \hline 13-19 \end{array} \xrightarrow{\text{PNL3}} \begin{array}{c} \text{NL3} \\ \hline \text{Odd pixel blue msb} \\ \hline \text{CN1-18} \\ \hline \text{B02} \\ \hline \end{array}$	FRC Option 1	AK55[2]		
$\sim \frac{33-13}{13-18}$ $\sim \frac{\text{PNL2}}{\text{CN1-17}}$ B01	FRC Option 2	AK33[3]		
$\begin{array}{c c} \hline 33-16 \\ \hline 13-16 \\ \hline \end{array} \begin{array}{c} PNL1 \\ \hline Odd pixel blue lsb \\ \hline \end{array} \begin{array}{c} CN1-16 \\ \hline \end{array} \begin{array}{c} B00 \\ \hline B00 \\ \hline \end{array}$	FRC Option 3	AK55[0]		
$\begin{array}{c} \underline{-33-10} \\ \underline{-13-15} \\ \underline{-13-15} \\ \underline{-PNL0} \\ \underline{n/c} \\ \underline{-D00} \\ -$	FRC Polynomial	XR6E[7-0]		
	Ditner	AK50[5-2]		
GND GND	M Phase Change	XR5E[7]		
$\rightarrow 33-17$ GND	M Phase Change Count	XR5E[6-0]		
<u> 13-23</u> <u>GND</u>				
C 13-26 C GND	Compensation Typical S	settings		
C 13-29 C GND	H Compensation	XR55[0]		
(I3-32) (GND	V Compensation	XR5/[0]		
\sim $13-35$ \rightarrow GND n/c $ CN2-8$ \rightarrow $TEST2$	Fast Centering Disable	XR57[7]		
$\sim 13-38$ $\rightarrow GND$ $n/c - (CN2-7)$ TEST1	H AutoCentering	XR55[1]		
(I3-41) (GND	V AutoCentering	XR57[1]		
$\sim 33 + 1$ GND (N1-1) GND	H Centering	XR56		
$\sim 33 + 4$ GND $\sim 13-47$ GND $\sim 13-47$ GND	V Centering	XR59/58		
$\sim 33-47$ GND $\sim CN1-15$ GND	Vechtering	711(3)/30		
	H Text Compression	XR55[2]		
(13-1) VDDSAFE (+5V) +5V (N2-13) VCC	H AutoDoubling	XR55[5]		
\sim	V Text Stretching	XR57[2]		
(13-2) +12VSAFE n/c $(CN2-17)$ VCC	V Text Stretch Mode	XR57[4-3]		
(N2-9) TFST3	V Stretching	XR57[5]		
$\underbrace{\text{VEESAFE (\pm 12 \text{ to } \pm 45)}}_{\text{N/c}} \text{ n/c}$	V Stretching Mode	XR57[6]		
	V Line Insertion Height	XR59[3-0]		
Use separate +12V source, not +12VSAFE $(CN2-10)$ VDD	V H/W Line Replication	XR59[7]		
(sequenced), for panel VDD (panel VDD 101 CN2-11 VDD	V Line Repl Height	XR5A[3-0]		
must be active before panel VCC) $\xrightarrow{+12}$ (CN2-12) VDD				
			-	

65548 Interface - Sharp LQ10DX01 (1024x768 512-Color TFT LCD Panel)



DK6554x		Programm
PCB	Sanyo	Parameter
Connector	LM-CK53-22NEZ	Panel Width
ENABKL n/c	(LCM 5330)	Panel Height
~ 13.4 Reserved n/c	Panel	Panel Type
$\rightarrow \frac{J_{3}-4}{I_{3}} \rightarrow \frac{BLANK\#/DE}{n/c}$	Connector	Clock Divide (C
~ 13.7 $\sim M$ (ACDCLK) $\sim 10^{-10}$	20 M	Shiftclk Div (SI
$\rightarrow \frac{33-7}{13-6} \rightarrow \underline{\text{GND}}$		Gray/Color Lev
		TFT Data Width
I3-13 SHFCLK	\sim	STN Pixel Pack
$\xrightarrow{33.13}$ GND		Frame Accel En
$\sim 13-10$ $\sim LP$ (HS)	- $ 27$) CL1	Output Signal T
\rightarrow I3-9 \rightarrow GND		Shift Clock Ma
$\leftarrow 13-11 \rightarrow FLM (VS)$	$\overline{30}$ FLM	LP Delay Disab
$\sim 13-12$ GND		LP Delay (CMP
		LP Delay (CMP
$\overline{J3-49}$ PNL23 n/c		LP Pulse Width
$\overline{J3-48}$ PNL22 n/c		LP Polarity
(J3-46) PNL21 n/c		LP Blank
$\overline{)}$ J3-45 $\overline{)}$ PNL20 n/c		LP Active durin
(J3-43) PNL19 n/c		FLM Delay Dis
(J3-42) PNL18 n/c		FLM Delay
(J3-40) PNL1/ n/c		FLM Polarity
(J3-39) PNL10 n/c		Blank#/DE Pol
\longrightarrow DNI 15 (D.6.)		Blank#/DE H-O
(J3-37) PNI 14 (R5)	<u>(15</u>) LD0	Blank#/DE CR7
(J3-36) PNI 13 (G5)	(23) UD0	Alt Harma Start
(J_{3-34}) PNI 12 (R5)	- (14) LD1	Alt Houng End
(J3-33) PNI 11 (B4)	<u>(22</u>) UD1	Alt H Total
(J3-31) PNI 10 (G4)	<u>(13</u>) LD2	Alt I Total (
(J3-30) PNL9 (R4)	<u>(</u>) UD2	Alt Veyne Start
(J_{3-28}) PNL8 (B3)	(12) LD3	Alt Vsync End
<u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u>	- (20) UD3	Alt Hsync Pola
(G3)		Alt Vsync Pola
(33-25) PNL6 (R3)	- $ -$	7 in v syne i ola
\downarrow J3-24 PNL5 (B2)	19 10 104	Display Quality
\rightarrow J_{3-22} \rightarrow PNL4 (G2)	10 10 105	FRC
$\rightarrow 13-21$ PNL3 (R2)		FRC Option 1
$\sim 13^{-19}$ PNL2 (B1)	17 17 106	FRC Option 2
$\rightarrow 13.16$ PNL1 (G1)		FRC Option 3
$\sim 13.15 \sim PNL0$ (R1)	16 107	FRC Polynomi
		Dither
GND GND	_ _	M Phase Change
$\xrightarrow{33.17}$ GND	_ _	M Phase Chang
~ 35.20 GND	_ _	
~ 3323 GND		Compensation
(13-29) GND	n/c - 1 NC	H Compensatio
(J3-32) GND	_ \	v Compensatio
(J3-35) GND	_	Fast Centering
(J3-38) GND	\bullet 26 VSS	H AutoCenterin
(J3-41) GND	\bullet (24) VSS	V AutoCenterin
(J3-44) GND	•	H Centering
$\overline{J3-47}$ CND	• <u>6</u> GND	V Centering
(<u>J3-50</u>) <u>GIND</u>	• <u>5</u> GND	LI Tant C
		H Text Compre
$(J3-1)^{VDDSAFE(+3V)}$	←(<u>7</u>) VDD	V Taxt Strat-1
	-(28) DISP	V Text Stretch
(13-2) +12VSAFE		V Text Stretch I
<u> </u>	—(<u>2</u>) VO	V Stratabing Ma
\bigvee VFFSAFF (+12 to +	+45) +38V	V Line Incertio
(J3-3)	+ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$	V H/W Line De
	└─ (3) VEE	VI D IIIC K

ProgrammingRecommendationRequirements					
Parameter	<u>Register</u>	Value	Comment		
Panel Width	XR1C	4Fh	(640 / 8) - 1		
Panel Height	XR65/68	1DFh	480 - 1		
Panel Type	XR51[1-0]				
Clock Divide (CD)	XR50[6-4]				
Shiftclk Div (SD)	XR51[3]				
Gray/Color Levels	XR4F[2-0]				
TFT Data Width	XR50[7]				
STN Pixel Packing	XR53[5-4]				
Frame Accel Ena	XR6F[1]				
Output Signal Timing					
Shift Clock Mask (SM)	XR51[5]				
LP Delay Disable	XR2F[6]				
LP Delay (CMPR ena)	XR2F/2D				
LP Delay (CMPR disa)	XR2F/2E				
LP Pulse Width	XR2F[3-0]				
LP Polarity	XR54[6]				
LP Blank	XR4F[7]				
LP Active during V	XR51[7]				
FLM Delay Disable	XR2F[7]				
FLM Delay	XR2C				
FLM Polarity	XR54[7]				
Blank#/DE_Polarity	XR54[0]				
Blank#/DE H-Only	XR54[1]				
Blank#/DE CRT/FP	XR51[2]				
Blainkii/BE CICI/II	1101[2]				
Alt Hsync Start (CR04)	XR19				
Alt Hsync End (CR05)	XR1A				
Alt H Total (CR00)	XR1B				
Alt V Total (CR06)	XR65/64				
Alt Vsync Start (CR10)	XR65/66				
Alt Vsync End (CR11)	XR67[3-0]				
Alt Hsync Polarity	XR55[6]				
Alt Vsync Polarity	XR55[7]				
Display Quality Recomm	nendations				
FRC	XR50[1-0]				
FRC Option 1	XR53[2]				
FRC Option 2	XR53[3]				
FRC Option 3	XR53[6]				
FRC Polynomial	XR6E[7-0]				
Dither	XR50[3-2]				
M Dhogo Chongo	VD5E[7]				
M Phase Change Count	XR5E[7]				
W Flase Change Count	AKJE[0-0]				
Compensation Typical S	ettings_				
H Compensation	XR55[0]				
V Compensation	XR57[0]				
Fast Centering Disable	XR57[7]				
H AutoCentering	XR55[1]				
V AutoCentering	XR57[1]				
H Centering	XR56				
V Centering	XR59/58				
· centering	massisa				
H Text Compression	XR55[2]				
H AutoDoubling	XR55[5]				
V Text Stretching	XR57[2]				
V Text Stretch Mode	XR57[4-3]				
V Stretching	XR57[5]				
V Stretching Mode	XR57[6]				
V Line Insertion Height	XR59[3-0]				
V H/W Line Replication	XR59[7]				
V Line Repl Height	XR5A[3-0]				

65548 Interface - Sanyo LM-CK53-22NEZ (LCM 5330) (640x480 Color STN LCD Panel)



DK6554x		ProgrammingRec	ommenda	ation	R equirements
DCD		Parameter	Register	Value	Comment
Connector		Panel Width	XRIC	4Fh	(640 / 8) - 1
ENABKI	Source I CM 5227 24NAV	Panel Height	XR65/68	1DFh	480 - 1
$\frac{J_{3-5}}{Reserved}$ n/c	Denal	Panel Type	XR51[1-0]		
\downarrow J3-4 BLANK#/DE n/c	Connector	Clock Divide (CD)	XR50[6-4]		
J3-8 M (ACDCLK) n/c	Connector	Shiftclk Div (SD)	XR51[3]		
(J3-7) M (ACDCLK)	——————————————————————————————————————	Gray/Color Levels	XR4F[2-0]		
(<u>J3-6</u>) <u>OND</u>		TFT Data Width	XR50[7]		
		STN Pixel Packing	XR53[5-4]		
(J3-13) SHICLK	(6) CL2	Frame Accel Fna	XR65[3 4]		
(J3-14) IP (US)					
(J3-10) LF (HS)	(4) CL1	Output Signal Timing			
$(J3-9)$ $\overline{H}M$ (VS)		Shift Clock Mask (SM)	XR51[5]		
(J3-11) <u>FLM</u> (VS)	——————————————————————————————————————	LP Delay Disable	XR2F[6]		
(J3-12) GND	· · · · ·	LP Delay (CMPR ena)	XR2F/2D		
DNI 22		LP Delay (CMPR disa)	XR2F/2E		
$\overline{J3-49}$ PNL23 n/c		LP Pulse Width	XR2F[3-0]		
(J3-48) PNL22 n/c		LP Polarity	XR54[6]		
$\overline{J_{3-46}}$ PNL21 n/c		LP Blank	XR4F[7]		
(J3-45) PNL20 n/c		LP Active during V	XR51[7]		
(J_{3-43}) PNL19 n/c		FLM Delay Disable	XR2F[7]		
$(J_{3-42}) PNL18 n/c$		FLM Delay	XR2C		
$\overline{J3-40}$ PNL17 n/c		FLM Polarity	XR54[7]		
(13-39) PNL16 n/c		Blank#/DE Polarity	XR54[0]		
		Blank#/DE H-Only	XR54[1]		
(<u>13-37</u>) PNL15 (R6)		Blank#/DE CRT/FP	XR51[2]		
$\sim 13-36$ PNL14 (B5)	$ \overline{ 8} \rightarrow \overline{100}$		11101[2]		
$\sim 13-34$ PNL13 (G5)		Alt Hsync Start (CR04)	XR19		
$\sim 13-33$ $\sim PNL12$ (R5)		Alt Hsync End (CR05)	XR1A		
$\sim 13-31$ $\sim PNL11$ (B4)		Alt H Total (CR00)	XR1B		
$\rightarrow 13-30$ $\rightarrow PNL10$ (G4)	10 10	Alt V Total (CR06)	XR65/64		
$\sim 13-28$ $\rightarrow PNL9$ (R4)		Alt Vsync Start (CR10)	XR65/66		
$\begin{array}{c} \xrightarrow{33-20} \\ 13-27 \end{array} \xrightarrow{PNL8} (B3)$		Alt Vsync End (CR11)	XR67[3-0]		
		Alt Hsync Polarity	XR55[6]		
(<u>13-25</u>) PNL7 (G3)	20 I D4	Alt Vsync Polarity	XR55[7]		
$\rightarrow 13-24$ PNL6 (R3)	12 12	Dismlary Orgality Deserve			
$\rightarrow 13-22 \rightarrow PNL5 (B2)$		Display Quanty Recom	VD50[1 0]		
$\sim 33 22 \rightarrow PNL4$ (G2)		FRC Option 1	XR50[1-0]		
$\begin{array}{c c} & \underline{3} & \underline{-19} \\ \hline & \underline{13} & \underline{-19} \\ \end{array} \xrightarrow{PNL3} (R2) \end{array}$		FRC Option 1	AK55[2]		
$\rightarrow 13-19$ $\rightarrow 13-18$ $\rightarrow PNL2$ (B1)		FRC Option 2	XK53[3]		
$\rightarrow 13-16 \rightarrow PNL1 (G1)$	$\xrightarrow{14}$ 23 107	FRC Option 5			
$\rightarrow 13-15 \rightarrow PNL0$ (R1)		FRC Polynomial	XR6E[7-0]		
		Dither	AK50[5-2]		
GND		M Phase Change	XR5E[7]		
$\rightarrow \frac{33-17}{13-20} \rightarrow \underline{\text{GND}}$		M Phase Change Count	XR5E[6-0]		
$\rightarrow \frac{33-20}{13,23} \leftarrow GND$					
$\sim \frac{33-23}{13-26} \leftarrow GND$		Compensation Typical S	Settings		
$\rightarrow 13.20$ $\rightarrow GND$		H Compensation	XR55[0]		
$\rightarrow \frac{JJ-2J}{I3} \rightarrow \frac{GND}{I}$		V Compensation	XR57[0]		
$\rightarrow 13.35 \rightarrow GND$		Fast Centering Disable	XR57[7]		
$\rightarrow 13.38$ $\rightarrow GND$		H AutoCentering	XR57[7]		
$\rightarrow 13-36$ GND		II AutoCentering	XR55[1]		
$\rightarrow \frac{J3-41}{I2,44} \prec \text{GND}$	$\sim \frac{20}{27} \checkmark \frac{\sqrt{551}}{\sqrt{551}}$	V AutoCentering	AK3/[1]		
$\rightarrow 13-44$ GND	$\sim \frac{27}{5} \sqrt{VSS1}$	N Centering	AKJ0		
$\rightarrow \frac{13-47}{12.50} \prec \text{GND}$	\sim	vCentering	AK39/30		
<u> </u>	$ \delta$ $\sqrt{852}$	H Text Compression	XR55[2]		
$\overline{VDDSAFE}(+5V)$		H AutoDoubling	XR55151		
<u></u>		V Text Stretching	XR57[2]		
(12.2) +12VSAFE	- 3 DISPOFF	V Text Stretch Mode	XR57[4-3]		
<u>13-2</u> h/c		V Stretching	XR57[5]		
VEESAFE $(\pm 12 \text{ to } \pm 45)$	+36V	V Stretching Mode	XR57[6]		
	\sim 28 \sim VEE	V Line Insertion Height	XR59[3-0]		
	~ 29 VEE	V H/W Line Replication	XR59[7]		
		V Line Repl Height	XR5A[3-0]		

65548 Interface - Sanyo LCM5327-24NAK (640x480 Color STN LCD Panel)



DK6554x		ProgrammingReco	<u>ommenda</u>	ation	<u>Requirements</u>
DCB		Parameter	Register	Value	Comment
Connector		Panel Width	XRIC	4Fh	(640 / 8) - 1
ENARKI		Panel Height	XR65/68	1DFh	480 - 1
<u>J3-5</u> <u>Reserved</u> n/c		Panel Type	XR51[1-0]		
(J3-4) BLANK#/DE n/c		Clock Divide (CD)	XR50[6-4]		
J3-8 M (ACDCLK) n/c	Share I MG4C021	Shiftclk Div (SD)	XR51[3]		
(J3-7) $(ACDCLK)$ n/c	Sharp LM64C031	Gray/Color Levels	XR4F[2-0]		
(Panel	TET Data Width	XR50[7]		
	Connector	STN Pixel Packing	XR50[7]		
J3-13 SHFULK (SUL)	3 XCKL	Eromo A cool Eno	XR55[5-4]		
(J3-14) GND $(U0)$		Frame Accel Ella	AKOF[1]		
(J3-10) LP (HS)	2 LP	Output Signal Timing			
(J3-9) GND		Shift Clock Mask (SM)	XR51[5]		
FLM (VS)	1 YD	LP Delay Disable	XR2F[6]		
$\sim 13-12$ GND		LP Delay (CMPR ena)	XR2F/2D		
		LP Delay (CMPR disa)	XR2E/2E		
PNL23 p/c		I P Pulse Width	XR2E[3_0]		
$\begin{array}{c c} & \underline{33-49} \\ \hline 13 48 \\ \hline 13 48 \\ \hline 13 \\ \hline 12 \\ 12 \\$		LP Polarity	XR54[6]		
$\rightarrow 13.46$ $\rightarrow PNL21$ n/c		L P Plank	XR34[0] XD4E[7]		
\rightarrow 13.45 \rightarrow PNL20 n/c		LF Dialik	XR4[[/]		
\rightarrow 13-43 PNL19 n/c		EF Active during v	AKJI[/]		
\rightarrow $13-43$ PNL18 n/c		FLM Delay Disable	AK2F[/]		
\rightarrow <u>J3-42</u> <u>PNL17</u> n/c		FLM Delay	XK2C		
$\xrightarrow{J3-40}$ PNL16		FLM Polarity	XR54[7]		
<u></u> <u>n/c</u>		Blank#/DE Polarity	XR54[0]		
PNL15		Blank#/DE H-Only	XR54[1]		
(33-37) PNL 14 n/c		Blank#/DE CRT/FP	XR51[2]		
$(J3-36) \frac{111214}{PNI 13} n/c$		Alt Houng Stort (CP04)	VD 10		
(J3-34) <u>PNI 12</u> n/c		Alt Heyne End (CR04)	AR19 VD1A		
$(J3-33) - \frac{11NL12}{DNI 11} n/c$		Alt HSylic Elid (CR03)	AKIA VD1D		
(J3-31) PNL11 n/c		Alt H Total (CR00)	XRIB		
(J3-30) PNL10 n/c		Alt V Iotal (CR06)	XR65/64		
J3-28 PNL9 n/c		Alt Vsync Start (CR10)	XR65/66		
J3-27 PNL8 (SCH)		Alt Vsync End (CR11)	XR67[3-0]		
		Alt Hsync Polarity	XR55[6]		
(13-25) PNL/ (B5)		Alt Vsync Polarity	XR55[7]		
$\sim 13-24$ PNL6 (R5)		Dicplay Quality Pagama	andations		
\sim 13-22 \rightarrow PNL5 (G4)		EPC	VP50[1 0]		
$\sim 13-21$ $\sim PNL4$ (B3)		FRC FRC Ontion 1	XR50[1-0]		
$\rightarrow 3321$ PNL3 (R3)		FRC Option 1	AK35[2]		
$\rightarrow 13-18 \rightarrow PNL2 (G2)$	12 D^2	FRC Option 2	AK55[5]		
$\rightarrow 13 16 \rightarrow PNL1 (B1)$	11 D_1	FRC Option 3	XR53[6]		
$\rightarrow 13 15 \rightarrow PNL0 (R1)$	$ \xrightarrow{11} 10 \xrightarrow{11} 10 $	FRC Polynomial	XR6E[7-0]		
<u></u>		Dither	XR50[3-2]		
GND		M Phase Change	XR5E[7]		
\rightarrow $\frac{J3-17}{12,20}$ GND		M Phase Change Count	$XR5E[6_0]$		
\rightarrow $\frac{J_3-20}{12,22}$ GND		Wi Thase Change Count	AR5E[0-0]		
$-\frac{13-23}{12-24}$ GND		Compensation Typical S	ettings		
$\overline{33-26}$ GND		H Compensation	XR55[0]		
$\left(\begin{array}{c} J_{3-29} \\ GND \end{array} \right)$		V Compensation	XR57[0]		
(J3-32) GND		r r r r r r r r r r r r r r r r r r r			
(J3-35 GND	• $n/c - (5)$ NC	Fast Centering Disable	XR57[7]		
(J3-38) GND		H AutoCentering	XR55[1]		
(J3-41) GND		V AutoCentering	XR57[1]		
(J3-44) GND	(18) VSS	H Centering	XR56		
(J3-47) GND	\sim 9 VSS	V Centering	XR59/58		
(J3-50) GND	$\overline{7}$ VSS				
		H Text Compression	XR55[2]		
(J3-1) VDDSAFE (+5V)	6 VDD	H AutoDoubling	XR55[5]		
		V Text Stretching	XR57[2]		
(13-2) +12VSAFE n/c		V Text Stretch Mode	XR57[4-3]		
<u> </u>		V Stretching	XR57[5]		
VEESAFE $(\pm 12 \text{ to } \pm 45)$	5) + 32V	V Stretching Mode	XR57[6]		
		V Line Insertion Height	XR59[3-0]		
		V H/W Line Replication	XR59[7]		
		V Line Repl Height	XR5A[3-0]		
		- · ·	I		

E.

65548 Interface - Sharp LM64C031 (640x480 Color STN LCD Panel)



DK6554x		ProgrammingRec	ommenda	ation	<u>Requirements</u>
PCB		Parameter	Register	Value	Comment
Connector		Panel Width	XRIC	4Fh	(640 / 8) - 1
FNABKI	Vice come VCL 6449	Panel Height	XR65/68	1DFh	480 - 1
<u>J3-5</u> <u>Reserved</u> n/c	Ryocela KCL0446	Panel Type	XR51[1-0]		
(J3-4) BLANK#/DE n/c	Connector	Clock Divide (CD)	XR50[6-4]		
(J3-8) M (ACDCLK) n/c	Connector	Shiftelk Div (SD)	XR51[3]		
(J3-7) (ACDCLK)	(10) DF	Gray/Color Levels	XR4F[2_0]		
(J3-6) <u>OND</u>	-(26) DF	TET Data Width	XR4[2 0]		
	· · · · ·	STN Divel Decking	XR50[7]		
J3-13 SHFCLK	6 CP	Eroma A agal Eng	XR35[3-4]		
(J3-14) GND	-30 CP	Frame Accel Ena	AKOF[1]		
(J3-10) (HS)		Output Signal Timing			
GND	28 LOAD	Shift Clock Mask (SM)	XR51[5]		
$\leftarrow 13-11$ $\leftarrow FLM$ (VS)		LP Delay Disable	XR2F[6]		
$\sim 33-11$ GND	1×1	I P Delay (CMPR ena)	XR2F/2D		
		LP Delay (CMPR disa)	XR2F/2E		
PNL23 p/c		L Delay (Civil K disa)	XR2172E		
$\rightarrow 13-49$ $\rightarrow PNL22$ n/c		LF Fuise Widui	XR2[[3-0]		
$\rightarrow 13-48$ PNL21		LP Polarity	AK34[0]		
\rightarrow 13-46 PNL20 n/c		LP Blank	XR4F[/]		
\rightarrow $\frac{J3-45}{PNL19}$ $\frac{n/c}{l}$		LP Active during V	XR51[7]		
J_{3-43} PNI 18 n/c		FLM Delay Disable	XR2F[7]		
(J3-42) PNI 17 n/c		FLM Delay	XR2C		
(J3-40) PNI 16 n/c		FLM Polarity	XR54[7]		
$(J_{3-39})^{-11VL10}$ n/c		Blank#/DE Polarity	XR54[0]		
		Blank#/DE H-Only	XR54[1]		
J3-37 PNL15 n/c		Blank#/DE CRT/FP	XR51[2]		
(J3-36) PNL14 n/c					
(J3-34) PNL13 n/c		Alt Hsync Start (CR04)	XR19		
(13-33) PNL12 n/c		Alt Hsync End (CR05)	XR1A		
\sim 13-31 \rightarrow PNL11 n/c		Alt H Total (CR00)	XR1B		
$\rightarrow 13-30 \rightarrow PNL10 \qquad n/c$		Alt V Total (CR06)	XR65/64		
$\sim 13.28 \rightarrow PNL9$ n/c		Alt Vsync Start (CR10)	XR65/66		
$\rightarrow 12.27$ $\rightarrow PNL8$ n/c		Alt Vsync End (CR11)	XR67[3-0]		
		Alt Hsync Polarity	XR55[6]		
(LR2)		Alt Vsvnc Polarity	XR55[7]		
$\rightarrow 13-25$ PNL6 (LB1)	$\xrightarrow{5}$ LD0				
\rightarrow J3-24 PNL5 (LG1)	$\xrightarrow{4}$ LDI	Display Quality Recomm	<u>nendations</u>		
\rightarrow $13-22$ PNL4 (LR1)		FRC	XR50[1-0]		
\downarrow J3-21 \downarrow PNL3 (UR2)	(2) LD3	FRC Option 1	XR53[2]		
(J3-19) PNL2 (UB1)	(31) HD0	FRC Option 2	XR53[3]		
J3-18 PNI 1 (UG1)	(32) HD1	FRC Option 3	XR53[6]		
(J3-16) PNL 0 (UP1)	<u> </u>	FRC Polynomial	XR6E[7-0]		
$(_J3-15)$	——————————————————————————————————————	Dither	XR50[3-2]		
(J3-17) OND		M Phase Change	XR5E[7]		
(J3-20) GND		M Phase Change Count	XR5E[6-0]		
(J3-23) GND		Common section Trunical S	a44		
(J3-26) GND		Compensation Typical S	<u>ettings</u>		
GND		H Compensation	XR55[0]		
$\sim 13-32$ GND		V Compensation	XR57[0]		
$\xrightarrow{J_3-J_2}$ GND		Fast Centering Disable	XR57[7]		
$\rightarrow 13.39$ $\leftarrow GND$		H AutoCentering	XR57[7] XP55[1]		
$\rightarrow 13-30$ GND		II AutoCentering	XR55[1]		
$\rightarrow \frac{J3-41}{I2-44}$ GND		VAuloCentering	AK5/[1]		
- J3-44 GND		H Centering	AK30		
$\rightarrow \frac{J3-4}{GND}$		v Centering	XR59/58		
(<u>J3-50</u>)	(18) GND	H Text Compression	XR55[2]		
$\overrightarrow{VDDSAFE}(+5V)$		H AutoDoubling	XR55[5]		
(<u>J3-1</u>)	• (<u>27</u>) VDD	V Text Stretching	XD57[3]		
+12WSAFE	• (<u>9</u>) VDD	V Text Stretch Mode	XKJ/[2] VD57[4 2]		
(J3-2) $+12$ V SAFE	-n/c (7) DISP#	V Text Stretch Wode	AKJ/[4-3]		
	-(29) DISP#	v Stretcning	AK3/[5]		
(J_{3-3}) <u>VEESAFE (±12 to ±45)</u>	<u>– n/c</u>	v Stretching Mode	AK5/[6]		
··		V Line Insertion Height	XR59[3-0]		
		V H/W Line Replication	XR59[7]		
		V Line Repl Height	XR5A[3-0]		

65548 Interface - Kyocera KCL6448 (640x480 Color STN-DD LCD Panel)



DK6554x	ProgrammingRecommendationRequirements			
PCB	Parameter	<u>Register</u>	Value	Comment
Connector	Panel Width	XRIC	4Fh	(640 / 8) - 1
ENABKI	Panel Height	XR65/68	1DFh	480 - 1
J_{3-5} Reserved n/c	Panel Type	XR51[1-0]		
$J_{3-4} \rightarrow BLANK\#/DE n/c$	Clock Divide (CD)	XR50[6-4]		
J3-8 M (ACDCLK) n/c Hitachi I MG9720XUEC	Shiftclk Div (SD)	XR51[3]		
<u>J3-7</u> <u>GND</u> n/c Intach ENG//20X01 C	Gray/Color Levels	XR4F[2-0]		
(J3-6) OND Tallel	TFT Data Width	XR50[7]		
	STN Pixel Packing	XR53[5-4]		
(J3-13) GND $(J3-13) CL2$	Frame Accel Ena	XR6F[1]		
(J3-14) IP (HS)		[-]		
(J3-10) CL1	Output Signal Timing			
(J3-9) FLM (VS)	Shift Clock Mask (SM)	XR51[5]		
(J3-11) GND $(J3-11)$ FLM	LP Delay Disable	XR2F[6]		
(<u>J3-12</u>) <u>GIND</u>	LP Delay (CMPR ena)	XR2F/2D		
PNL23	LP Delay (CMPR disa)	XR2F/2E		
J3-49 PNL22 n/c	LP Pulse Width	XR2F[3-0]		
(J3-48) PNI 21 n/c	LP Polarity	XR54[6]		
(J3-46) PNI 20 n/c	LP Blank	XR4F[7]		
\downarrow J3-45 \downarrow PNL19 n/c	LP Active during V	XR51[7]		
J_3-43 PNL18 n/c	FLM Delay Disable	XR2F[7]		
\downarrow J3-42 \downarrow PNL17 n/c	FLM Delay	XR2C		
(J3-40) PNI 16 n/c	FLM Polarity	XR54[7]		
<u>(</u>	Blank#/DE Polarity	XR54[0]		
PNI 15	Blank#/DE H-Only	XR54[1]		
(J3-37) PNI 14 n/c	Blank#/DE CRT/FP	XR51[2]		
(J3-36) PNI 13 n/c	Alt Heyne Start (CP04)	YP 10		
J_{3-34} PNL12 n/c	Alt Hsync End (CR05)	XR1A		
(J3-33) PNI 11 n/c	Alt H Total (CR00)	XR1A XR1B		
J_{3-31} PNL10 n/c	Alt V Total (CR06)	XR1D XR65/64		
$\int \frac{J_3-30}{PNL9} n/c$	Alt Vsync Start (CR10)	XR65/66		
J_{3-28} PNL8 n/c	Alt Vsync End (CR11)	XR65/00		
$(_{J3-27})^{-11(120)}$ n/c	Alt Hsync Polarity	XR55[6]		
PNL7	Alt Vsync Polarity	XR55[0]		
(33-25) PNL6 (12) LD0	The visyfie Folding	1105[7]		
(33-24) PNL5 (13) LD1	Display Quality Recomm	nendations		
$\begin{array}{c} \underline{J3-22} \\ \underline{J3-22} \\ \underline{J3-21} \\ \end{array}$ PNL4 $\begin{array}{c} \underline{I4} \\ \underline{J15} \\ J1$	FRC	XR50[1-0]		
(13-21) PNL3 (15) LD3	FRC Option 1	XR53[2]		
(33-19) PNL2 (8) UD0	FRC Option 2	XR53[3]		
$\begin{array}{c c} \hline J3-18 \\ \hline \end{array} \\ \\ \hline \end{array} \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \\ \hline \end{array} \\ \\ \\ \hline \end{array} \\ \\ \\ \end{array} \\ \\ \\ \\$	FRC Option 3	XR53[6]		
$\begin{array}{c} J3-16 \\ \hline 10 \\ 10 \\$	FRC Polynomial	XR6E[7-0]		
	Dither	XR50[3-2]		
GND GND	M Phasa Changa	VD5E[7]		
$\downarrow J_3 - 1/$ GND	M Phase Change Count	$\mathbf{XR}\mathbf{SE}[7]$		
\rightarrow $33-20$ GND	Wi Thase Change Count	AK5E[0-0]		
$\overline{)}$ \overline{)} $\overline{)}$ $\overline{)}$ $\overline{)}$ $\overline{)}$ $\overline{)}$ \overline{)} $\overline{)}$ $\overline{)}$ \overline{)} $\overline{)}$ \overline{)} $\overline{)}$ $\overline{)}$ \overline{)} $\overline{)}$ $\overline{)}$ \overline{)} $\overline{)}$ \overline{)} $\overline{)}$ $\overline{)}$ $\overline{)}$ \overline{)} $\overline{)}$ $\overline{)}$ $\overline{)}$ $\overline{)}$ \overline{)} $\overline{)}$ \overline{)} \overline{)} $\overline{)}$ \overline{)} $\overline{)}$ \overline{)} \overline{)} $\overline{)}$ \overline{)} \overline{)} \overline{)} \overline{)}	Compensation Typical S	ettings		
$\rightarrow 13 - 20$ GND	H Compensation	XR55[0]		
$\rightarrow 13 - 29 \rightarrow GND$	V Compensation	XR57[0]		
$\rightarrow 13-32$ GND	Fact Contaring Dischla	VD57[7]		
$\rightarrow 13-35$ GND	Fast Centering Disable	AKJ/[/]		
\rightarrow $12 41$ GND	H AutoCentering	AK55[1]		
$\rightarrow \frac{J_3-41}{I_2} \rightarrow GND$	V AutoCentering	AKJ/[1]		
$\rightarrow 13 - 44 \rightarrow \text{GND}$	N Centering	AKJ0 VD50/59		
$\sim 13-47$ GND	v Centering	AK39/30		
	H Text Compression	XR55[2]		
VDDSAFE (+5V)	H AutoDoubling	XR55[5]		
	V Text Stretching	XR57[2]		
(13-2) +12VSAFE p/c	V Text Stretch Mode	XR57[4-3]		
	V Stretching	XR57[5]		
$\underbrace{13-3} \text{VEESAFE } (\pm 12 \text{ to } \pm 45) + 27V \underbrace{7} \text{VEE}$	V Stretching Mode	XR57[6]		
	V Line Insertion Height	XR59[3-0]		
	V H/W Line Replication	XR59[7]		
	V Line Repl Height	XR5A[3-0]		

65548 Interface - Hitachi LMG9720XUFC (640x480 Color STN-DD LCD Panel)



DK6554x		ProgrammingReco	<u>ommenda</u>	ation	<u>Requirements</u>
PCB		Parameter	Register	Value	Comment
Connector		Panel Width	XR1C	4Fh	(640 / 8) - 1
ENABKL		Panel Height	XR65/68	1DFh	480 - 1
Reserved n/c		Panel Type	XR51[1-0]		
\downarrow J3-4 BLANK#/DE n/c		Clock Divide (CD)	XR50[6-4]		
$\xrightarrow{J3-8}$ M (ACDCLK) n/c	Sharp I M64C08P	Shiftclk Div (SD)	XR51[3]		
$\int \frac{J_{3-7}}{GND} \frac{M(HEDCERK)}{n/c}$	Donal	Gray/Color Levels	XR4F[2-0]		
	Connector	TFT Data Width	XR50[7]		
SHECL K	Connector	STN Pixel Packing	XR53[5-4]		
(J3-13) SHICLK	(<u>CN1-3</u>) XCK	Frame Accel Ena	XR6F[1]		
(J3-14) IP (HS)			111(01[1]		
(J3-10) (IIS) (IIS)	(Output Signal Timing			
(J3-9) FIM (VS)		Shift Clock Mask (SM)	XR51[5]		
(J3-11) $(V3)$	<u> </u>	LP Delay Disable	XR2F[6]		
() <u>UND</u>		LP Delay (CMPR ena)	XR2F/2D		
		LP Delay (CMPR disa)	XR2F/2E		
(J3-49) PNL 22 n/c		LP Pulse Width	XR2F[3-0]		
$(J3-48) \xrightarrow{\text{FNL22}} n/c$		LP Polarity	XR54[6]		
(J3-46) PNL20 n/c		LP Blank	XR4F[7]		
(J3-45) PNL 10 n/c		LP Active during V	XR51[7]		
(J3-43) PNL19 n/c		FLM Delay Disable	XR2F[7]		
(J3-42) PNL18 n/c		FLM Delay	XR2C		
(J3-40) PNL1/ n/c		FLM Polarity	XR54[7]		
(J3-39) PNL16 n/c		Blank#/DE Polarity	XR54[0]		
		Blank#/DE H-Only	XR54[1]		
<u>I3-37</u> <u>PNL15</u> (LG3)		Blank#/DE CRT/FP	XR51[2]		
$\overline{J3-36}$ PNL14 (LR3)					
(<u>I3-34</u>) PNL13 (LB2)		Alt Hsync Start (CR04)	XR19		
<u>FI3-33</u> PNL12 (LG2)		Alt Hsync End (CR05)	XR1A		
$\leftarrow 13-31$ $\leftarrow PNL11$ (UG3)		Alt H Total (CR00)	XR1B		
$\rightarrow 13-30$ $\rightarrow PNL10$ (UR3)		Alt V Total (CR06)	XR65/64		
$\rightarrow 13-28 \rightarrow PNL9 (UB2)$		Alt Vsync Start (CR10)	XR65/66		
$\begin{array}{c} \xrightarrow{33-20} \\ 13-27 \end{array} \xrightarrow{PNL8} (UG2) \end{array}$	\sim CN1-11 UD3	Alt Vsync End (CR11)	XR67[3-0]		
<u></u>		Alt Hsync Polarity	XR55[6]		
<u>PNL7 (LR2)</u>	(N2-21) DI 4	Alt Vsync Polarity	XR55[7]		
$\rightarrow 13-24$ PNL6 (LB1)		Dianlas Quality Basame	nondationa		
$\rightarrow 33-24$ PNL5 (LG1)		Display Quality Recommended	ND50[1 0]		
$\rightarrow 13-22$ PNL4 (LR1)		FRC	XR50[1-0]		
$\sim \frac{33-21}{13-19}$ PNL3 (UR2)	\sim CN1-12 DU4	FRC Option 1	AK55[2]		
$\rightarrow 13-18 \rightarrow PNL2 (UB1)$		FRC Option 2	AK33[3]		
$\sim \frac{35-16}{13-16}$ PNL1 (UG1)	\sim CN1-14 DU6	FRC Option 3			ψψ Τ
$\rightarrow \frac{33-10}{13-15}$ $\rightarrow PNL0$ (UR1)		FRC Polynomial	XR6E[7-0]	UBAn	** Important **
<u></u>		Ditner	XK50[3-2]		
GND GND		M Phase Change	XR5E[7]		
$\sim \frac{33-17}{13,20} \prec \underline{\text{GND}}$		M Phase Change Count	XR5E[6-0]		
$\sim \frac{33-20}{12.22} \leftarrow GND$		g	[]		
$\rightarrow \frac{J3-23}{13-26} \prec GND$		Compensation Typical S	<u>Settings</u>		
$\sim \frac{33-20}{12.20} \leftarrow GND$		H Compensation	XR55[0]		
$\sim \frac{J3-29}{13-22} \prec \text{GND}$		V Compensation	XR57[0]		
$\rightarrow \frac{J3-32}{12.25} \rightarrow \text{GND}$		Fast Contoring Disable	VD57[7]		
$\rightarrow 13-35$ GND	CN16 VSS	Fast Centering Disable	AK3/[/]		
$\rightarrow 13-38$ GND	\sim	H AutoCentering	AK55[1]		
$\rightarrow 13-41$ GND	\sim	VAutoCentering	XK5/[1]		
\rightarrow $13-44$ GND	\sim	H Centering	AK30		
$\rightarrow \frac{J3-4}{I2.50}$ GND	(N2-16) VSS	v Centering	AK39/38		
()	$\sim c c N2-25$ VSS	H Text Compression	XR55[2]		
VDDSAFE(+5V)		H AutoDoubling	XR55[5]		
(\sim	V Text Stretching	XR57[2]		
+12VSAFE	$-(\underline{\text{CNI-4}})$ DISP	V Text Stretch Mode	XR57[4-3]		
<u>J3-2</u> n/c		V Stretching	XR57[5]		
\bigvee VEESAFE (±12 to ±45)	(i) +25V ((i)) (i) (V Stretching Mode	XR57[6]		
	$\sim \sim $	V Line Insertion Height	XR59[3-0]		
		V H/W Line Replication	XR59[7]		
		V Line Repl Height	XR5A[3-0]		
			· -[- 0]		

E.

65548 Interface - Sharp LM64C08P (640x480 Color STN-DD LCD Panel)



DK6554x		ProgrammingRecommendationRequirement			R equirements
PCB	Sanvo I CM-5331-22NTK	Parameter	Register	Value	Comment
Connector	Danel	Panel Width	XRIC	4Fh	(640 / 8) - 1
ENABKI	Single Duel	Panel Height	XR65/68	1DFh	480 - 1
Breather n/c	Connector Connector	Panel Type	XR51[1-0]		
J_{3-4} BLANK#/DE n/c	(Denal Space) (Drotaturace)	Clock Divide (CD)	XR50[6-4]		
J3-8 M (ACDCLK) n/c	(Paller Spec) (Plototypes)	Shiftclk Div (SD)	XR51[3]		
(J3-7) GND	(29) (CN1-2) M	Gray/Color Levels	XR4F[2-0]		
		TFT Data Width	XR50[7]		
SHECL K	$ \longrightarrow $	STN Pixel Packing	XR53[5-4]		
(J3-13) <u>SHICLK</u>	-(<u>25</u>)-(<u>CN1-6</u>) CL2	Frame Accel Ena	XR6F[1]		
(J3-14) UR (HS)	<u>← 26</u>) ← <u>CN1-7</u>) VSS		71101[1]		
(J3-10) LF (HS) $-$	<u>← 27</u>) ← CN1-4) CL1	Output Signal Timing			
(J3-9) (US)	- 24 $-$ CN1-5 VSS	Shift Clock Mask (SM)	XR51[5]		
(J3-11) FLM (VS)	- 30 - CN1-1 FLM	[LP Delay Disable	XR2F[6]		
(J3-12) GND		LP Delay (CMPR ena)	XR2F/2D		
		LP Delay (CMPR disa)	XR2F/2E		
$\overline{13-49}$ PNL23 n/c		LP Pulse Width	XR2F[3-0]		
$\overline{13-48}$ PNL22 n/c		LP Polarity	XR54[6]		
$\sim 13-46$ $\rightarrow PNL21$ n/c		LP Blank	XR4F[7]		
$\sim 13-45$ $\sim PNL20$ n/c		LP Active during V	XR51[7]		
$ \xrightarrow{J_3 - 4_3} \underbrace{PNL19}_{n/c} $		El M Delay Disable	XR2F[7]		
$\sim \frac{13.43}{12.42} \leftarrow \frac{PNL18}{n/c}$		FLM Delay	XR2I[/]		
$\rightarrow 13.42$ $\rightarrow PNL17$ n/c		FLM Delay	AK2C VD54[7]		
$\rightarrow 13.40$ PNL16 n/c		PLW Polarity	AK34[7]		
<u>13-39</u>		Blank#/DE Polarity	XR54[0]		
\sim PNL15		Blank#/DE H-Only	XR54[1]		
\downarrow J_{3-37} PNL14	$-\frac{15}{100}$	Blank#/DE CR1/FP	XR51[2]		
\downarrow J_{3-36} \downarrow PNL13	$-\frac{14}{2}$ -1	Alt Hsync Start (CR04)	XR19		
$\sim 13-34$ PNL12	-13 $-CN2-18$ LD2	Alt Hsync End (CR05)	XR1A		
\downarrow J3-33 \downarrow PNL11	(12) (CN2-19) LD3	Alt H Total (CR00)	XR1R XR1B		
<u>J3-31</u> PNL 10	(23) (CN1-8) UD0	Alt V Total (CR06)	XRID VD65/64		
(J3-30) PNL 0	- <u>(22)</u> -(<u>CN1-9 </u>) UD1	Alt Violai (CR00)	XR05/04		
(<u>J3-28</u>) <u>INL9</u>	(21) (CN1-10) UD2	Alt Visine Start (CR10)	AK03/00		
(-(<u>20</u>)-(<u>CN1-11</u>) UD3	Alt Vsync End (CR11)	AK0/[5-0]		
		Alt Hsync Polarity	XR55[6]		
(J3-25) PNL/	(11) (CN2-20) LD4	Alt Vsync Polarity	XR55[/]		
J3-24 PINLO	(10) (CN2-21) LD5	Display Quality Recomm	nendations		
J3-22 PINL5	(<u>9</u>) (<u>CN2-22</u>) LD6	FRC	XR50[1-0]		
(J3-21) PNL4	(<u>8</u>) (<u>CN2-23</u>) LD7	FRC Option 1	XR53[2]		
(<u>13-19</u>) <u>PNL3</u>	(19) $(CN1-12)$ UD4	FRC Option 2	XR55[2] XP53[3]		
<u>I3-18</u> <u>PNL2</u>	(18) $(0.11-13)$ UD5	FRC Option 2	XR55[5] XP52[6]		
$\sim 13-16$ $\sim PNL1$	-10 -10	FRC Option 5	XDCE[7.0]		
$\rightarrow \frac{33-10}{13-15} \rightarrow \frac{PNL0}{-13-15}$	-16 -16 -16 -16 -16 -16 -16 -16 -16 -16 -100	PRC Polynomial	XR0E[7-0]		
		Ditner	XR50[3-2]		
GND		M Phase Change	XR5E[7]		
$\rightarrow \frac{33-17}{12,20} \leftarrow GND$		M Phase Change Count	XR5E[6-0]		
$\rightarrow \frac{J3-20}{12.22} \prec GND$		in thuse change count	111112[0 0]		
$\rightarrow \frac{13-23}{12.26} \rightarrow \text{GND}$		Compensation Typical S	Settings_		
$\rightarrow 1320$ GND		H Compensation	XR55[0]		
$\rightarrow 13-29$ GND p/a		V Compensation	XR57[0]		
$\begin{array}{c} \hline 13-32 \\ \hline 12.25 \\ \hline \end{array}$ GND $\begin{array}{c} \hline 1 \\ \hline \end{array}$ $n/c -$	-1 NC		XD 57(7)		
(33-35) GND		Fast Centering Disable	XR5/[7]		
\downarrow J3-38 GND	$\underbrace{28}$ DISPOFF#	H AutoCentering	XR55[1]		
(J3-41) GND		V AutoCentering	XR57[1]		
(J3-44) GND		H Centering	XR56		
(J3-47) GND	-(<u>6</u>)-(<u>CN2-26</u>) VSS	V Centering	XR59/58		
() <u>UND</u>	-(<u>5</u>)-(<u>CN2-25</u>) VSS		VD55[0]		
		H Text Compression	XR55[2]		
(J3-1) VDDSAFE(+3V)	(7) (CN2-24) VDI	AutoDoubling	AK33[5]		
$\pm 30V$		V Text Stretching	XR57[2]		
J3-3 VEESAFE +30V	(3) (CN2-27) VEF	V Text Stretch Mode	XR57[4-3]		
(±12 to ±45)	$\overline{4}$ $\overline{CN2-28}$ VEF	V Stretching	XR57[5]		
		V Stretching Mode	XR57[6]		
(13-2) +12VSAFE –	(2) $(N2-29)$ VO	V Line Insertion Height	XR59[3-0]		
<u> </u>		V H/W Line Replication	XR59[7]		
		V Line Repl Height	XR5A[3-0]		

65548 Interface - Sanyo LCM-5331-22NTK (640x480 Color STN-DD LCD Panel)



DK6554x	ProgrammingRecommendationRequirements		
DCB	Parameter	Register	Value Comment
Connector	Panel Width	XR1C	4Fh (640 / 8) - 1
ENABKI	Panel Height	XR65/68	1DFh 480 – 1
Reserved n/c	Panel Type	XR51[1-0]	
$\frac{J_{3-4}}{BLANK \#/DE}$ n/c	Clock Divide (CD)	XR50[6-4]	
J_{3-8} M (ACDCLK) n/c Hitachi I MG9721XUEC	Shiftclk Div (SD)	XR51[3]	
<u>J3-7</u> <u>GND</u> n/c Indem EMO/21/OFC	Gray/Color Levels	XR4F[2-0]	
(J3-6) OND Fallel	TFT Data Width	XR50[7]	
SHECL K	STN Pixel Packing	XR53[5-4]	
$(J3-13) \frac{\text{SHICLK}}{\text{CND}} $ (CN1-3) CL2	Frame Accel Ena	XR6F[1]	
(J3-14) UND (HS)		intoi [1]	
$(\underline{J3-10})$ \underline{CND} $(\underline{CN1-2})$ CL1	Output Signal Timing		
(J3-9) HM (VS)	Shift Clock Mask (SM)	XR51[5]	
(J3-11) <u>CND</u> (V3) (CN1-1) FLM	LP Delay Disable	XR2F[6]	
(<u>J3-12</u>) <u>UND</u>	LP Delay (CMPR ena)	XR2F/2D	
	LP Delay (CMPR disa)	XR2F/2E	
$(J3-49) \frac{FNL23}{DNL22} n/c$	LP Pulse Width	XR2F[3-0]	
$\left(J3-48 \right) \frac{PNL22}{PNL21} n/c$	LP Polarity	XR54[6]	
J3-46 $PNL21$ n/c	LP Blank	XR4F[7]	
$\left(J_{3-45} \right) \xrightarrow{PNL20} n/c$	LP Active during V	XR51[7]	
J3-43 <u>PNL19</u> n/c	FLM Delay Disable	XR2F[7]	
$\overline{J3-42}$ PNL18 n/c	FLM Delay	XR2C	
J_{3-40} PNL1/ n/c	FLM Polarity	XR54[7]	
(J_3-39) PNL16 n/c	Blank#/DE Polarity	XR54[0]	
	Blank#/DE H-Only	XR54[1]	
(J3-37) PNL15 $(CN2-6)$ LD4	Blank#/DE CRT/FP	XR51[2]	
(J_3-36) PNL14 $(CN2-7)$ LD5			
(13-34) PNL13 $(CN2-8)$ LD6	Alt Hsync Start (CR04)	XR19	
(13-33) PNL12 $(N2-9)$ LD7	Alt Hsync End (CR05)	XR1A	
(13-31) PNL11 $(CN2-1)$ UD4	Alt H Total (CR00)	XR1B	
(13-30) PNL10 (CN2-2) UD5	Alt V Total (CR06)	XR65/64	
$\sim \frac{3530}{13-28}$ PNL9 $\sim \frac{CN2-3}{ND6}$ UD6	Alt Vsync Start (CR10)	XR65/66	
$\begin{array}{c c} \hline 33 20 \\ \hline 13 27 \\ \hline \end{array} \begin{array}{c} PNL8 \\ \hline \end{array} \begin{array}{c} CN2-4 \\ \hline \end{array} \begin{array}{c} UD7 \\ \hline \end{array}$	Alt Vsync End (CR11)	XR67[3-0]	
	Alt Hsync Polarity	XR55[6]	
(13-25) PNL7 $(CN1-12)$ I D0	Alt Vsync Polarity	XR55[7]	
$\sim \frac{3525}{13-24}$ PNL6 (N1-13) LD1	Dianlas: Quality: Dagame	nondotiona	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Display Quanty Reconn	VD50[1 0]	
$\begin{array}{c c} \hline & \underline{3} & \underline{-13} & \underline{-13} & \underline{-13} & \underline{-11} & \underline$	FRC	XD52[2]	
$\begin{array}{c c} \hline & \underline{J} \\ \hline & \underline{J} \\ \hline & \underline{J} \\ \hline & \underline{J} \\ \hline & \underline{I} \\ \hline \\ & \underline{PNL3} \end{array}$	FRC Option 1	AK55[2]	
$\begin{array}{c c} \hline & \underline{\text{S}}_{-13} \\ \hline & \underline{\text{NL2}} \\ \hline & \underline{\text{NL2}} \\ \hline & \underline{\text{CN1-9}} \\ \hline & \underline{\text{UD1}} \\ \end{array}$	FRC Option 2	AK55[5]	
$\begin{array}{c c} \hline 33-16 \\ \hline 13-16 \\ \hline \end{array} \begin{array}{c} PNL1 \\ \hline \end{array} \begin{array}{c} CN1-10 \\ \hline \end{array} \begin{array}{c} UD2 \\ \hline \end{array}$	FRC Option 3	AK55[0]	
$\begin{array}{c c} \hline 33-10 \\ \hline 13-15 \\ \hline \end{array} \begin{array}{c} PNL0 \\ \hline \end{array} \begin{array}{c} CN1-10 \\ \hline \end{array} \begin{array}{c} OD2 \\ \hline \end{array}$	FRC Polynomial	XR6E[7-0]	
	Ditner	XR50[3-2]	
GND GND	M Phase Change	XR5E[7]	
$\sim \frac{33-17}{13,20} \prec \underline{\text{GND}}$	M Phase Change Count	XR5E[6-0]	
$\sim \frac{J3^2 20}{13 23} \langle GND \rangle$	g	[]	
$\sim \frac{J3-23}{13-26} \leftarrow GND$	Compensation Typical S	Settings	
$\sim \frac{J3^2 20}{1220} \leftarrow GND$	H Compensation	XR55[0]	
$\sim \frac{J3-29}{13-32} \leftarrow GND$	V Compensation	XR57[0]	
$\sim \frac{J3-32}{12.25} \leftarrow GND$	East Cantaring Disable	XP57[7]	
$\sim \frac{J_3 - 5J}{12, 29} \prec \text{GND}$	H AutoContoring	XR57[7]	
$\rightarrow 12.41$ GND	II AutoCentering	XR55[1]	
$\sim \frac{J_3 - 41}{12.44}$ GND	V AutoCentering	AK3/[1]	
$\rightarrow 13-44$ GND $\rightarrow CN2-10$ VSS	H Centering	AKJ0 VD50/59	
$\rightarrow 12.50$ GND $\rightarrow CN1.6$ VSS	v Centering	AK39/38	
(<u>13-30</u>) VSS	H Text Compression	XR55[2]	
(121) VDDSAFE (+5V)	H AutoDoubling	XR55151	
	V Text Stretching	XR57[2]	
(12.2) +12VSAFE n/a	V Text Stretch Mode	XR57[4-31	
	V Stretching	XR57[5]	
VEESAFE (± 12 to ± 45) $+V^{\dagger}$	V Stretching Mode	XR57[6]	
(13-3) VEE	V Line Insertion Height	XR59[3-0]	
* Voltage not specified in papel data sheet: contact papel manufactu	V H/W Line Replication	XR59[7]	
for more information	V Line Repl Height	XR5A[3-0]	
for more information.			

65548 Interface - Hitachi LMG9721XUFC (640x480 Color STN-DD LCD Panel)


Panel Interface Examples

DK6554x	Γ	ProgrammingReco	ommenda	ation	Require	nents
PCB	1	Parameter	Register	Value	Comment [
Connector	1	Panel Width	XR1C	4Fh	(640 / 8) -	1
ENABLI (L L L L L L L L L L L L L L L L L L L	Panel Height	XR65/68	1DFh	480 - 1	
<u>J3-5</u> <u>Reserved</u> n/c	1	Panel Type	XR51[1-0]			
(J3-4) BLANK#/DE n/c	-	Clock Divide (CD)	XR50[6-4]			
(J3-8) <u>BLANK#/DE</u> n/c Toshiho		Shiftelk Div (SD)	XR51[3]			
(J3-7) <u>M (ACDCLK)</u> n/c Iosniba	1LA-80025-C3A	Gray/Color, Lavala	XR31[3]			
(J3-6) GND	Panel	TET Data Wildth	XR4F[2-0]			
	Connector	TTN Direl Dealing	AK30[7]			
(J3-13) SHFCLK	CN1-3 SCP	STIN Pixel Packing	AK55[5-4]			
(J3-14) GND		Frame Accel Ena	XK6F[1]			
(13-10) (HS) (HS)	$\overline{\text{CN1-2}}$ LP	Output Signal Timing				
C I3-9 GND		Shift Clock Mask (SM)	XR51[5]			
FLM (VS)	CN1-1 FP	P Delay Disable	XR2F[6]			
$\rightarrow \frac{33-11}{13,12}$ (GND		(P Delay (CMPR ena)	XP2E/2D			
		(CMPR disa)	XR2I/2D XP2E/2E			
(12.40) PNL23 n/a		LF Delay (CIVIF K UISa)	ARZI72E			
$\rightarrow 13-49$ PNL22 n/c		LP Pulse width	XR2F[3-0]			
$\rightarrow \frac{J3-48}{PNL21}$ IVC		LP Polarity	XK54[6]			
$\sim 13-46$ PNL20 n/c	I	LP Blank	XR4F[7]			
$\int \frac{J_3-45}{PNL19} n/c$	I	LP Active during V	XR51[7]			
J_3-43 PNI 18 n/c	1	FLM Delay Disable	XR2F[7]			
(J3-42) PNI 17 n/c	1	FLM Delay	XR2C			
(J3-40) <u>INL17</u> n/c	1	FLM Polarity	XR54[7]			
(J3-39) $ n/c$]	Blank#/DE Polarity	XR54[0]			
		Blank#/DE H-Only	XR54[1]			
(J3-37) PNL15	CN2-2 LD0 1	Blank#/DE CRT/FP	XR51[2]			
J3-36 PNL14	CN2-3 LD1					
(J3-34) PNL13	CN2-4) LD2	Alt Hsync Start (CR04)	XR19			
(J3-33) PNL12	CN2-5 LD3	Alt Hsync End (CR05)	XRIA			
(J3-31) PNL11	CN1-8 UD0	Alt H Total (CR00)	XRIB			
(J3-30) PNL10	CN1-9 UD1 4	Alt V Total (CR06)	XR65/64			
(J3-28) PNL9	CN1-10 UD2	Alt Vsync Start (CR10)	XR65/66			
(13-27) PNL8	CN1-11 $UD3$	Alt Vsync End (CR11)	XR67[3-0]			
		Alt Hsync Polarity	XR55[6]			
(<u>13-25</u>) <u>PNL/</u>	$\overline{\text{CN2-6}}$ LD4	Alt Vsync Polarity	XR55[7]			
<u>J3-24</u> <u>PNL6</u>	$\overline{\text{CN2-7}}$ LD5	Display Quality Recomm	nendations			
<u>13-22</u> <u>PNL5</u>	$\overline{\text{CN2-8}}$ LD6	FRC	XR50[1_0]			
<u> 13-21</u> <u>PNL4</u>	$\overline{CN2-9}$ LD7	FRC Option 1	XR50[1-0] XP53[2]			
$\sim 13-19$ $\sim PNL3$	CN1-12 $UD4$	ERC Option 2	AKJ3[2]			
$\sim \frac{13-18}{13-18}$ $\rightarrow PNL2$	CN1-13 JID5	FRC Option 2	XD52[5]			
$\rightarrow \frac{33 \cdot 10}{13 \cdot 16} \rightarrow \frac{PNL1}{PNL1}$	CN1-14 UD6	FRC Option 5	AKJS[0]			
$\rightarrow \frac{33-10}{13-15} \rightarrow \frac{\text{PNL0}}{13-15}$	CN1-15 UD7	FRC Polynomial	AR0E[7-0]			
		Ditner	AK50[5-2]			
GND	1	M Phase Change	XR5E[7]			
$\rightarrow \frac{33-17}{13-20} \rightarrow \frac{\text{GND}}{13}$	מ	M Phase Change Count	XR5E[6-0]			
$\rightarrow 33-20$ GND						
<u> 13-26</u> <u>GND</u>		Compensation Typical S	ettings_			
$\rightarrow 33-20$ $\rightarrow GND$	1	H Compensation	XR55[0]			
$\sim \frac{33-22}{13-32} \leftarrow GND$		V Compensation	XR57[0]			
$\rightarrow \frac{33-32}{13,35} \rightarrow \underline{\text{GND}}$		Fast Centering Disable	XR57[7]			
$\rightarrow 13.38$ $\leftarrow GND$	1	H AutoCentering	XR57[7] XP55[1]			
$\rightarrow \frac{JJ-J\delta}{I2} \downarrow GND$		V AutoCentering	XD57[1]			
$\rightarrow \frac{JJ-41}{I2} \rightarrow \frac{GND}{I}$	CN2 10 CND	V AutoCentering	XN3/[1]			
$\rightarrow 13-44$ GND	$\frac{CN2-10}{CN2}$ CND	H Centering	AKJ0 VD50/59			
$\rightarrow \frac{J_3-47}{I_2} \rightarrow GND$	$CN1 \leftarrow CND$	vCentering	AK39/38			
		H Text Compression	XR55[2]			
(12.1) VDDSAFE (+5V)		H AutoDoubling	XR55151			
	CN14	V Text Stretching	XR57[2]			
+12VSAFE n/a	$\underline{\text{CN1-4}}$ DISP	V Text Stretch Mode	XR57[4-3]			
<u></u> n/c		V Stretching	XR57[5]			
(-12.2) VEESAFE (±12 to ±45) +24.5V		V Stretching Mode	XR57[6]			
	$\underline{CNI-7}$ VEE	V Line Insertion Height	XR59[3-0]			
		V H/W Line Replication	XR59[7]			
	-	V Line Repl Height	XR5A[3-0]			

65548 Interface - Toshiba TLX-8062S-C3X (640x480 Color STN-DD LCD Panel)



Panel Interface Examples

DK6554x			ProgrammingReco	ommenda	ation	R equirements
PCB			Parameter	<u>Register</u>	Value	Comment
Connector			Panel Width	XR1C	4Fh	(640 / 8) - 1
	ENABKL		Panel Height	XR65/68	1DFh	480 - 1
$-\frac{13-5}{2}$	Reserved n/c		Panel Type	XR51[1-0]		
$\underbrace{J3-4}{}$	BLANK#/DE n/c		Clock Divide (CD)	XR50[6-4]		
$\begin{pmatrix} J3-8 \end{pmatrix}$	M (ACDCLK) n/c	Ontrex DMF-50351NC-FW	Shiftclk Div (SD)	XR51[3]		
<u> </u>	$\frac{M}{GND}$ n/c	Danal	Gray/Color Levels	XR4F[2-0]		
<u> </u>	GILD	Connector	TFT Data Width	XR50[7]		
$ \longrightarrow $	SHECI K	Connector	STN Pixel Packing	XR53[5-4]		
<u>J3-13</u>	GND	(<u>CN1-3</u>)CP	Frame Accel Ena	XR6F[1]		
<u>J3-14</u>	IP (HS)			[-]		
<u> </u>	GND (115)	<u> </u>	Output Signal Timing			
<u>(J3-9)</u>	ELM (VS)		Shift Clock Mask (SM)	XR51[5]		
<u>(J3-11)</u>	GND (VS)	<u> </u>	LP Delay Disable	XR2F[6]		
<u> </u>	GND		LP Delay (CMPR ena)	XR2F/2D		
	DNI 22		LP Delay (CMPR disa)	XR2F/2E		
(J3-49)	$\frac{PNL23}{DNL22}$ n/c		LP Pulse Width	XR2F[3-0]		
J3-48	PNL22 n/c		LP Polarity	XR54[6]		
J3-46	$\frac{PNL21}{DNL20}$ n/c		LP Blank	XR4F[7]		
J3-45	PNL20 n/c		LP Active during V	XR51[7]		
J3-43	$\frac{PNL19}{n/c}$		FLM Delay Disable	XR2F[7]		
J3-42	PNL18 n/c		FLM Delay	XR2C		
$\overline{13-40}$	PNL17 n/c		FLM Polarity	XR54[7]		
(13-39)	<u>PNL16</u> n/c		Blank#/DE_Polarity	XR54[0]		
			Blank#/DE H-Only	XR54[1]		
(13,37)	PNL15	(N2) DI 0	Blank#/DE CRT/FP	XR54[1]		
$-\frac{13-37}{13-36}$	PNL14	\sim	Dialik#/DE CK1/11	ΔΚ51[2]		
$\rightarrow 1224$	PNL13	CN2 DL1	Alt Hsync Start (CR04)	XR19		
$-\frac{13-34}{12,22}$	PNL12	\sim CN2- \sim DL2	Alt Hsync End (CR05)	XR1A		
$-\frac{13-33}{12,21}$	PNL11	$\sim CN2^{-}$ DLS	Alt H Total (CR00)	XR1B		
$-\frac{13-31}{12,20}$	PNL10	\sim CN1-8 DU1	Alt V Total (CR06)	XR65/64		
$-\frac{13-30}{12.00}$	PNL9	\sim CN1-9 DU1	Alt Vsvnc Start (CR10)	XR65/66		
$-\frac{13-28}{12.07}$	PNL8	\sim CN1-10 DU2	Alt Vsvnc End (CR11)	XR67[3-0]		
(13-27)		$\sim 10^{-11}$ J D03	Alt Hsync Polarity	XR55[6]		
	PNL7		Alt Vsync Polarity	XR55[7]		
$-\frac{13-25}{12.04}$	PNL6	\sim CN2- \sim DL4		[.]		
$ \xrightarrow{J3-24} $	PNL5	\sim CN2- DL5	Display Quality Recomm	<u>nendations</u>		
$\left[\xrightarrow{J_3-22} \right]$	PNL4	\sim CN2- DL6	FRC	XR50[1-0]		
$\begin{array}{c} \underline{J3-21} \\ \underline{J3-21} \end{array}$	PNL3		FRC Option 1	XR53[2]		
$\left(\frac{J_3 - 19}{J_3 - 19} \right)$	PNL2	<u></u> DU4	FRC Option 2	XR53[3]		
$(\underline{J3-18})$	PNL1	<u> </u>	FRC Option 3	XR53[6]		
$\underbrace{J3-16}$	PNLO	<u> </u>	FRC Polynomial	XR6E[7-0]		
<u> </u>	THE	(<u>CN1-15</u>) DU7	Dither	XR50[3-2]		
$ \longrightarrow $	GND			ND CD [7]		
(<u>J3-17</u>)	GND		M Phase Change	XR5E[/]		
<u> J3-20</u>	GND		M Phase Change Count	XK3E[6-0]		
<u>(J3-23</u>)	GND		Compensation Typical S	ettings		
<u> </u>	GND		H Compensation	XR55[0]		
<u>(</u>)	GND		V Compensation	XR57[0]		
<u> </u>	GND		, compensation	·····		
(J3-35)	CND		Fast Centering Disable	XR57[7]		
J3-38	GND		H AutoCentering	XR55[1]		
J3-41	GND		V AutoCentering	XR57[1]		
J3-44	GND	CN2- VSS	H Centering	XR56		
J3-47	GND	\sim CN2- VSS	V Centering	XR59/58		
$\overline{13-50}$	GND	\sim				
			H Text Compression	XR55[2]		
$\overline{13-1}$	VDDSAFE (+5V)	\frown CN1-5 VCC	H AutoDoubling	XR55[5]		
		$ \begin{array}{c} & \\ \hline \\$	V Text Stretching	XR57[2]		
$\overline{13_2}$	+12VSAFE n/c		V Text Stretch Mode	XR57[4-3]		
$(1)^{-2}$	n/ c		V Stretching	XR57[5]		
	VEESAFE (± 12 to ± 45	\dot{V} +V ⁺ (CN1.7) VEE	V Stretching Mode	XR57[6]		
<u> </u>		<u>UNI-/</u> VEE	V Line Insertion Height	XR59[3-0]		
† Volta	e not specified in panel d	ata sheet: contact panel manufacturer	V H/W Line Replication	XR59[7]		
former	a information	suiter parter maintaitatuter	V Line Repl Height	XR5A[3-0]		
IOF IIIOF	e momanon.		1	L- ~1		

65548 Interface - Optrex DMF-50351NC-FW (640x480 Color STN-DD LCD Panel)



Electrical Specifications

65548 ABSOLUTE MAXIMUM CONDITIONS

Symbol	Parameter	Min	Тур	Max	Units
P _D	Power Dissipation	_	_	1.8	W
V _{CC}	Supply Voltage	-0.5	_	7.0	V
V _I	InputVoltage	-0.5	_	$V_{CC}+0.5$	V
V _O	OutputVoltage	-0.5	_	V _{CC} +0.5	V
T _{STG}	StorageTemperature	-40	_	125	° C

Note: Permanent device damage may occur if Absolute Maximum Ratings are exceeded.

Functional operation should be restricted to the conditions described under Normal Operating Conditions.

65548 NORMAL OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage (for5Voperation)	4.5	5	5.5	V
V _{CC}	Supply Voltage (for 3.3 Voperation)	3.1	3.3	3.6	V
T _A	AmbientTemperature	0	—	70	° C

65548 DAC CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Тур	Max	Units
V _O	OutputVoltage	Io 10 mA	1.5	_	_	V
I _O	Output Current	Vo 1V @ 37.5 Load	21	_	_	mA
	Full Scale Error		_	_	± 5	%
	DAC to DAC Correlation		_	1.27	_	%
	DACLinearity		± 2	_	_	LSB
	Full Scale Settling Time		_	_	28	nS
	Rise Time	10% to 90%	_	_	6	nS
	Glitch Energy		_	_	200	pVsec
	ComparatorSensitivity		_	50	_	mV

Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 75MHz. Electrical specifications contained herein are preliminary and subject to change without notice.



65548 DC CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Тур	Max	Units
I _{CCE5}	Power Supply Current	0° C, 5.5V , MCLK=75 MHz, DAC on ††	-	TBD	TBD	mA
I _{CCO5}	Power Supply Current	0° C, 5.5V , MCLK=75 MHz, DAC off ††	_	TBD	TBD	mA
I _{CCE3}	Power Supply Current	0° C, 3.3V , MCLK=75 MHz, DAC on ††	_	TBD	TBD	mA
I _{CCO3}	Power Supply Current	0° C, 3.3V , MCLK=75 MHz, DAC off ††	-	TBD	TBD	mA
I _{CCSD}	Power Supply Current	0° C, 3.3V , Standby, SelfRefresh DRAMs†	_	TBD	TBD	μA
I _{CCSS}	Power Supply Current	0° C, 3.3V, Standby, SlowRfsh 32KHZ in	_	TBD	TBD	μΑ
I _{CCSR}	Power Supply Current	0° C, 3.3V , Standby, SlowRfsh XTALI in	_	TBD	TBD	μΑ
I _{IL}	Input Leakage Current		-100	_	+100	uA
I _{OZ}	Output Leakage Current	High Impedance	-100	_	+100	uA
V _{IL}	Input Low Voltage	All input pins	-0.5	_	0.8	V
V _{IH}	Input High Voltage	All input pins	2.0	_	V _{CC} +0.5	V
V _{THR}	Input Switch Point	All inputs except RESET# & STNDBY#	_	1.4	_	V
V _{HYS}	Input Hysteresis	RESET# and STNDBY#	-	± 0.15	_	V
V _{OL5}	Output Low Voltage	Under max load per table below (5V)	_	_	0.5	V
V _{OL3}	Output Low Voltage	Under max load per table below (3.3V)	-	_	0.5	V
V _{OH5}	Output High Voltage	Under max load per table below (5V)	2.4	_	_	V
V _{OH3}	Output High Voltage	Under max load per table below (3.3V)	0.7 x Vcc	_	_	V

65548 DC DRIVE CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	OutpuPins	DCTestConditions	Min	Units
I _{OL}	Output Low Drive	H/VSYNC, LDEV#, LRDY#, ROMCS#	$V_{OUT} = V_{OL}$, see note $\dagger \dagger \dagger$	12	mA
		FLM, LP, M, P0-15, SHFCLK, D0-31	$V_{OUT} = V_{OL}$, see note $\dagger \dagger \dagger$	8	mA
		ENAVEE, ENAVDD, ENABKL, ACTI	V _{OUT} =V _{OL} , see note†††	8	mA
		RASA#, CASAH/L#, WEA#, PAR, BLANK#	$V_{OUT} = V_{OL}$, see note $\dagger \dagger \dagger$	4	mA
		RASB#, CASBH/L#, WEB#, OEAB#, AA0-9	$V_{OUT} = V_{OL}$, see note $\dagger \dagger \dagger$	4	mA
		RASC#, CASCH/L#, WEC#, OEC#, CA0-8	$V_{OUT} = V_{OL}$, see note $\dagger \dagger \dagger$	4	mA
		All other outputs	$V_{OUT} = V_{OL}$, see note $\dagger \dagger \dagger$	2	mA
I _{OH}	Output High Drive	H/VSYNC, LDEV#, LRDY#, ROMCS#	$V_{OUT} = V_{OH}$, see note $\dagger \dagger \dagger$	12	mA
		FLM, LP, M, P0-15, SHFCLK, D0-31	$V_{OUT} = V_{OH}$, see note $\dagger \dagger \dagger$	8	mA
		ENAVEE, ENAVDD, ENABKL, ACTI	V _{OUT} =V _{OH} , see note†††	8	mA
		RASA#, CASAH/L#, WEA#, PAR, BLANK#	V _{OUT} =V _{OH} , see note†††	• 4	mA
		RASB#, CASBH/L#, WEB#, OEAB#, AA0-9	$V_{OUT} = V_{OH}$, see note $\dagger \dagger \dagger$	• 4	mA
		RASC#, CASCH/L#, WEC#, OEC#, CA0-8	V _{OUT} =V _{OH} , see note†††	4	mA
		All other outputs	V _{OUT} =V _{OH} see note†††	2	mA

Note: †Measured with all chip inputs driven to inactive levels and outputs not connected (or connected to typical external loads). **Note:** ††640x480x8bpp, TFT panel (for power data for other configurations, contact Chips and Technologies in San Jose, California) **Note:** †††IOL & IOH drive listed above indicates 5V low drive (Vcc=4.5V) and 3.3V high drive (Vcc=3V), as programmed via XR6C bits 2-5.



65548 OUTPUT DRIVE CAPACITY

Note: Please refer to Pin List section for the drive capacity and maximum output load of individual pins. See pages 27-31.

65548 AC TIMING CHARACTERISTICS - REFERENCE CLOCK

Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{REF}	ReferenceFrequency	(±100 ppm)	—	14.31818	_	MHz
T _{REF}	Reference Clock Period	1/F _{REF}	_	69.84128	_	nS
T_{HI}/T_{REF}	Reference Clock Duty Cycle		25	-	75	%



Reference Clock Timing



03340 AC IIIVIIIVO CHARACIEMBITED - CLOCK ULIVERATOR								
Symbol	l Parameter	Notes	Min	Тур	Max	Units		
T _C	VCLK Period (5V)	80 MHz	12.5	_	_	nS		
T _C	VCLK Period (3.3V)	80 MHz	12.5	_	_	nS		
T _M	MCLK Period (5V)	75 MHz	13.33	_	_	nS		
T _M	MCLK Period (3.3V)	75 MHz	13.33	_	_	nS		

65548 AC TIMING CHARACTERISTICS - CLOCK GENERATOR





65548 AC TIMING CHARACTERISTICS - RESET

Symbol	Parameter	Notes	Min	Max	Units
T _{IPR}	Reset Active Time from Power Stable	See Note 1	5	_	mS
T _{ORS}	Reset Active Time from Ext. Osc. Stable	See Note 2	_	_	_
T _{RES}	Reset Active Time with Power Stable	See Note 3	2	-	mS
T _{STR}	Reset Active Time from Standby	See Note 4	2	-	mS
T _{RSR}	Reset Rise Time	Reset fall time is non-critical	_	20	nS
T _{RSO}	Reset Active to Output Float Delay		_	40	nS
T _{CSU}	Configuration Setup Time	See Note 5	20	-	nS
T _{CHD}	Configuration Hold Time		5	_	nS

Note 1: This parameter includes time for internal voltage stabilization of all sections of the chip, startup and stabilization of the internal clock synthesizer, and setting of all internal logic to a known state.

Note 2: The external oscillator input is required. LCLK in Local Bus and CLK in PCI Bus modes should have the normal operating frequency during reset. The 65548 should see a minimum of 10 clocks before the inactive edge of Reset#.

Note 3: This parameter includes time for the internal clock synthesizer to reset to its default frequency and time to set all internal logic to a known state. It assumes power is stable and the internal clock synthesizer is already operating at some stable frequency.

Note 4: STNDBY# pin must be high when RESET occurs to properly reset the chip. On the other hand, RESET# can be pulled low during Standby mode without affecting Standby mode.

Note 5: Setup time to latch the state of the configuration bits reliably into XR01, XR6C, and XR74 is specified by this parameter. Changes in some configuration bits may take longer to stabilize inside the chip (such as internal clock synthesizer-related bits 4 and 5). It is therefore recommended that configuration bit setup time be TRES (2mS) to insure that the chip is in a completely stable state when Reset goes inactive.





Symbol	Parameter	Notes	Min	Max	Units
T _{LCP}	Local Bus Clock Period(40MHz)†	0.1% stability at 2.0V / 0.8V	25	25	nS
T _{LCH}	Local Bus Clock High Time		8	-	nS
T _{LCL}	Local Bus Clock Low Time		8	-	nS
T _{LCR}	Local Bus Clock Rise Time		_	2	nS
T _{LCF}	Local Bus Clock Fall Time		_	2	nS
	Local Bus Clock Slew Rate		1	4	V / nS
T _{CRS}	CPU Reset Setup Time to Local Bus Clock	For 2x Clock Sync	2	-	nS
T _{CRH}	CPU Reset Hold Time from Local Bus Clock	For 2x Clock Sync	5	_	nS

65548 AC TIMING CHARACTERISTICS - LOCAL BUS CLOCK (40 MHz)

Note: † VL-Bus timing is compatible with VL-Bus Specification 2.0. 50 MHz VL-Bus operation assumes BVCC and IVCC both at 5V. VL-Bus operation at 3.3V is limited to 40 MHz (refer to the VL-Bus 2.0 specification for 33 MHz timing details).

Note: The typical input capacitance on LCLK is 10pF.



Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 75MHz. Electrical specifications contained herein are preliminary and subject to change without notice.



65548 AC TIMING CHARACTERISTICS - LOCAL BUS INPUT SETUP & HOLD (40 MHz)

Symbol	Parameter	Notes	Min	Max	Units
T _{ADS}	Setup Time - A2-31,BEn#,M/IO#,W/R#		6	-	nS
T _{ASS}	Setup Time - ADS#		6	_	nS
T _{DWS}	Setup Time - D0-31 (Write)		6	_	nS
T _{RRS}	Setup Time - RDYRTN#		5	_	nS
T _{ADH}	Hold Time - A2-31,BEn#,M/IO#,W/R#		2	-	nS
T _{ASH}	Hold Time - ADS#		2	-	nS
T _{DWH}	Hold Time - D0-31 (Write)		2	_	nS
T _{RRH}	Hold Time - RDYRTN#		2	_	nS



Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 75MHz. Electrical specifications contained herein are preliminary and subject to change without notice.



65548 AC TIMING CHARACTERISTICS - LOCAL BUS OUTPUT VALID (40 MHz)

Symbol	Parameter	Notes	Min	Max	Units
T _{DAV}	Bus Clock to Output Valid - D0-31 (Read)		3	14	nS
T _{RDV}	Bus Clock to Output Valid - LRDY#		3	13	nS



65548 AC TIMING CHARACTERISTICS - LOCAL BUS FLOAT DELAY (40 MHz)

Symbo	Parameter	Notes	Min	Max	Units
T _{DAF}	Float Delay - D0-31 (Read)		—	18	nS
T _{RDF}	Float Delay - LRDY#	Driven high before floating	_	15	nS



Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 75MHz. Electrical specifications contained herein are preliminary and subject to change without notice.



65548 AC TIMING CHARACTERISTICS - VL BUS LDEV# (40 MHz)

Symbol Parameter	N	lotes	Min	Тур	Max	Units
T _{LDV} Address to LDEV#	change		3	-	20	nS
BEn#, AD31-2, M/IO#, W/R# LDEV#	Valid					
	VL-Bus LDE	CV# Timing				

65548 AC TEST CONDITIONS

Symbol	Notes	3.3 Volt Signaling	5VoltSignaling	Units
V _{CC}	Supply Voltage	3.1	5.5	V
V _{TEST}	AllAC parameters	0.4 V _{CC}	1.5	V
V _{IL}	Input low voltage (10% of Vcc)	0.1 V _{CC} (Min)	_	V
V _{IH}	Input high voltage (90% of Vcc)	-	0.9 V _{CC} (Max)	V
T _R	Maximum input rise time (3/5.5V)	3	3	nS
T _F	Maximum input fall time (3/5.5V)	2	2	nS





Symbol	Parameter	Notes	Min	Max	Units
T _{FRS}	FRAME# Setup to CLK		7	_	nS
T _{CMS}	C/BE#[3:0] (Bus CMD) Setup to CLK		7	_	nS
T _{CMH}	C/BE#[31:0] (Bus CMD) Hold from CLK		2	_	nS
T _{BES}	C/BE#[3:0] (Byte Enable) Setup to CLK		7	_	nS
T _{BEH}	C/BE#[3:0] (Byte Enable) Hold from CLK		2	_	nS
T _{ADS}	AD[31:0] (Address) Setup to CLK		7	_	nS
T _{ADH}	AD[31:0] (Address) Hold from CLK		2	_	nS
T _{DAS}	AD[31:0] (Data) Setup to CLK		7	_	nS
T _{DAH}	AD[31:0] (Data) Hold from CLK		2	_	nS
T _{DAD}	AD[31:0] (Data) Valid from CLK		_	11	nS
T _{TZH}	TRDY# High Z to High from CLK		_	11	nS
T _{THL}	TRDY# Active from CLK		_	11	nS
T _{TLH}	TRDY#Inactive from CLK		2	11	nS
T _{THZ}	TRDY# High before High Z		1	1	CLK
T _{DZL}	DEVSEL# Active from CLK		—	11	nS
T _{DLH}	DEVSEL# Inactive from CLK		2	11	nS
T _{DHZ}	DEVSEL# High before High Z		1	1	CLK
T _{ISC}	IRDY# Setup to CLK		7	_	nS
T _{IHC}	IRDY# Hold from CLK		2	_	nS

65548 AC TIMING CHARACTERISTICS - PCI BUS FRAME (33 MHz)





Note: The above diagram shows a typical PCI bus cycle. PCI bus read cycles require a bus turn-around cycle between address output and data input on AD31:0. PCI bus write cycles do not require this bus turnaround cycle so the write data is available from the bus master immediately after address output (in clock cycle 2 instead of clock cycle 3).

Note: Only consecutive active byte enables [BE(3:0)] are supported for both memory and I/O accesses.

Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 75MHz. Electrical specifications contained herein are preliminary and subject to change without notice.



000 10		200 0101			
Symbol	Parameter	Notes	Min	Max	Units
T _{SZH}	STOP# High Z to High from CLK		_	11	nS
T _{SHL}	STOP# Active from CLK		-	11	nS
T _{SLH}	STOP# Inactive from CLK		-	11	nS
T _{SHZ}	STOP# High before High Z		1	1	CLK

65548 AC TIMING CHARACTERISTICS - PCI BUS STOP (33 MHz)



65548 AC TIMING CHARACTERISTICS - PCI BIOS ROM

Symbol	Parameter	Notes	Min	Max	Units
T _{ROE}	ROMOE# Active from CLK		_	40	nS

Note: PCI BIOS ROM timing is derived from the PCI bus clock. Timing sequences are fixed assuming the use of widely-available, low-cost, typical industry-standard EPROMs. Timing specifications and performance of BIOS ROM memory accesses are non-critical since PCI BIOS ROM data is always shadowed into high-speed system memory prior to execution of BIOS code.





65548 AC TIMING CHARACTERISTICS - DRAM READ/WRITE

Symbol	Parameter	Notes	Min	Max	Units
T _{RC}	Read/WriteCycleTime	$T_{RCD}=3, T_{RP}=3$ (Reset)	11Tm – 2	_	nS
		T _{RCD} =3, T _{RP} =4 (Normal)	12Tm – 2	_	nS
		$T_{RCD} = 4, T_{RP} = 3$	12Tm – 2	_	nS
		$T_{RCD}=4, T_{RP}=4$	13Tm – 2	_	nS
T _{RAS}	RAS# Pulse Width	XR05[3]=0 (T _{RCD} =3 Clks) (Default)	8Tm – 2	_	nS
		XR05[3]=1 (T _{RCD} =4 Clks)	9Tm – 2	_	nS
T _{RP}	RAS# Precharge	XR04[4]=0 (T _{RP} =3 Clks)	3Tm – 3	_	nS
		XR04[4]=1 (T _{RP} =4 Clks) (Default)	4Tm – 3	_	nS
T _{CRP}	CAS# to RAS# Precharge	XR04[4]=1 (T _{RP} =4 Clks) (Default)	4Tm – 5	_	nS
		XR04[4]=0 (T _{RP} =3 Clks)	3Tm – 5	_	nS
T _{CSH}	CAS# Hold from RAS#	XR05[3]=0 (T _{RCD} =3 Clks) (Default)	5Tm – 2	_	nS
		XR05[3]=1 (T _{RCD} =4 Clks),(4Clk CAS)	6Tm – 2	_	nS
T _{RCD}	RAS# to CAS# Delay	XR05[3]=0 (T _{RCD} =3 Clks) (Default)	3Tm – 5	_	nS
		XR05[3]=1 (T _{RCD} =4 Clks)	4Tm – 5	_	nS
T _{RSH}	RAS# Hold from CAS#		2Tm – 5	_	nS
T _{CP}	CAS# Precharge		Tm – 2	_	nS
T _{CAS}	CAS# Pulse Width		2Tm – 5	_	nS
T _{ASR}	Row Address Setup to RAS#		Tm – 8	_	nS
T _{ASC}	Column Address Setup to CAS#		2Tm – 9	_	nS
T _{RAH}	Row Address Hold from RAS#		Tm – 2	_	nS
T _{CAH}	Column Address Hold from CAS#		Tm – 2	_	nS
T _{CAC}	Data Access Time from CAS#	XR05[2-1]=0 (3Clk CAS) Std	_	2Tm – 5	nS
		XR05[2-1]=0 (3Clk CAS) EDO	_	2.5Tm – 5	nS
		XR05[2-1]=1 (4Clk CAS) Std	_	3Tm – 5	nS
		XR05[2-1]=1 (4Clk CAS) EDO	_	3.5Tm – 5	nS
T _{RAC}	Data Access Time from RAS#	XR05[2-1]=0 (T _{RCD} =3 Clks) Std	_	5Tm – 2	nS
		XR05[2-1]=0 (T _{RCD} =3 Clks) EDO	_	5.5Tm – 2	nS
		XR05[2-1]=1 (T _{RCD} =3 Clks) Std	_	6Tm – 2	nS
		XR05[2-1]=1 (T _{RCD} =3 Clks) EDO	—	6.5Tm – 2	nS
		$XR05[2-1]=0$ ($T_{RCD}=4$ Clks) Std	_	6Tm – 2	nS
		XR05[2-1]=0 (T _{RCD} =4 Clks) EDO	—	6.5Tm – 2	nS
		XR05[2-1]=1 (T _{RCD} =4 Clks) Std	_	7Tm – 2	nS
		XR05[2-1]=1 (T _{RCD} =4 Clks) EDO	—	7.5Tm – 2	nS
T _{DS}	Write Data Setup to CAS#	XR05[3]=0 (T _{RCD} =3 Clks) (Default)	Tm – 9	_	nS
		XR05[3]=1 (T _{RCD} =4 Clks)	2Tm – 9	_	nS
T _{DH}	Write Data Hold from CAS#		Tm - 2	_	nS
T _{PC}	CAS Cycle Time		3Tm – 1	_	nS
T _{WS}	WE# Setup to CAS#	XR05[3]=0 (T _{RCD} =3 Clks) (Default)	Tm-5	_	nS
		XR05[3]=1 (T _{RCD} =4 Clks)	2Tm – 5	_	nS
T _{WP}	WE# Hold from CAS#		2Tm – 5	_	nS

Note: The minimum T_{RAS} is 8 clocks for a 2 CAS page mode cycle. Without page mode it is 5 clocks.





Note: The above diagrams represent typical page mode cycles. The number of actual CAS cycles may vary.



65548 AC TIMING CHARACTERISTICS - DRAM READ/MODIFY/WRITE
--

Symbol	Parameter	Notes	Min	Max	Units
T _{RRMW}	RAS# Pulse Width	XR05[3]=0 (T _{RCD} =3 Clks) (Default)	16Tm – 5	_	nS
		XR05[3]=1 (T _{RCD} =4 Clks)	17Tm – 5	_	nS
T _{CRMW}	CAS# Pulse Width		6Tm – 5	_	nS
T _{AWD}	Col Address to WE# Delay	XR05[3]=0 (T _{RCD} =3 Clks) (Default)	6Tm – 8	_	nS
		XR05[3]=1 (T _{RCD} =4 Clks)	7Tm – 8	_	nS
T _{RWD}	RAS# to WE# Delay	XR05[3]=0 (T _{RCD} =3 Clks) (Default)	7Tm – 5	_	nS
		XR05[3]=1 (T _{RCD} =4 Clks)	8Tm - 5	_	nS
T _{CPWD}	CAS# Precharge to WE# Delay		5Tm – 5	_	nS
T _{OEZ}	Output Turnoff Delay from OE#		_	Tm	nS
T _{OEW}	OE#WriteDataDelay		Tm + 3	_	nS
T _{OER}	OE#Read Data Delay	XR05[7]=0 (Std DRAMS)	_	2Tm – 5	nS
		XR05[7]=1 (EDO DRAMs)	_	3Tm – 5	nS
		XR05[1]=1 (4 Clk CAS)	_	3Tm – 5	nS



DRAM Page Mode Read Modify Write Cycle Timing

Note: The above diagrams represent typical page mode cycles. The number of actual CAS cycles may vary.



Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{CHR}	RAS# to CAS# Delay		5Tm - 5	_	_	nS
T _{CSR}	CAS# to RAS# Delay	NormalOperation	Tm – 2	_	_	nS
		Standby Mode	2Tm - 5	_	—	nS
T _{RAS}	RAS# Pulse Width		5Tm - 5	_	_	nS

65548 AC TIMING CHARACTERISTICS - CBR REFRESH



65548 AC TIMING CHARACTERISTICS - SELF REFRESH

Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{RASS}	RAS# Pulse Width for Self-Refresh		100	_	_	μS
T _{RP}	RAS# Precharge	XR04[4]=0 (T _{RP} =3 Clks)	3Tm - 3		_	nS
		XR04[4]=1 (T _{RP} =4 Clks) (Default)	4Tm - 3		_	nS
T _{RPS}	RAS# Precharge for Self-Refresh		10Tm	_	_	nS
T _{RPC}	RAS# to CAS# Delay		3Tm - 5	_	_	nS
T _{CSR}	CAS# to RAS# Delay	NormalOperation	Tm-2	_	_	nS
		Standby Mode	2Tm - 5	_	_	nS
T _{CHS}	CAS# Hold Time		0	_	_	nS
T _{CPN}	CAS# Precharge		Tm – 5	_	_	nS



Note: Upon exiting self-refresh mode, the 65548 will perform a complete set of CBR refresh cycles before resuming normal DRAM activity. The duration of the burst refresh will equal the panel power sequencing delay, programmed in XR5B bits 7-4.



65548 AC TIMING CHARACTERISTICS - VIDEO INPUT PORT TIMING

Symbol	Parameter	Notes	Min	Max	Units
T _{PVS}	Video Port Input Data Setup to PCLK out	PC-Video Mode	12	-	nS
T _{PVH}	Video Port Input Data Hold from PCLK out	PC-Video Mode	0	-	nS
T _{VVS}	Video Port Input Data Setup to VCLK in	VAFC Mode	10	-	nS
T _{PVH}	Video Port Input Data Hold from VCLK in	VAFC Mode	2	-	nS
T _{VCK}	VCLK Input Frequency	VAFC 1.0 Specification	_	37.5	MHz
T _{VCH}	VCLK Input Clock High Time	VAFC 1.0 Specification	10	-	nS
T _{VCI}	VCLK Input Clock Low Time	VAFC 1.0 Specification	10	_	nS



65548 AC TIMING CHARACTERISTICS - CRT OUTPUT TIMING

Symbol	Parameter	Notes	Min	Max	Units
T _{SYN}	HSYNC, VSYNC delay from VCLK in		_	50	nS
T _{SYN}	HSYNC, VSYNC delay from VCLK in (3.3V)		_	80	nS
T _{SD}	VCLK in to SHFCLK delay		_	30	nS
T _{SD}	VCLK in to SHFCLK delay (3.3V)		_	50	nS



Note: Unless otherwise specified, specifications above apply to both 5V & 3.3V operation & memory clock is assumed to be 75MHz. Electrical specifications contained herein are preliminary and subject to change without notice.



Symbol	Parameter	Notes	Min	Max	Units
T _{SC}	SHFCLK cycle time	Data latched on SHFCLK fall	25	-	nS
		Data latched on SHFCLK rise	15	-	nS
T _{SDF}	Panel data setup to SHFCLK fall		1/2 Tsc-5	-	nS
T _{HDF}	Panel data hold to SHFCLK fall		1/2 Tsc-3	-	nS
T _{SDR}	Panel data setup to SHFCLK rise		Tsc-10	-	nS
T _{HDR}	Panel data hold to SHFCLK rise		0	-	nS
T _{SCF}	Panel control setup to SHFCLK fall		1/2 Tsc-5	-	nS
T _{HCF}	Panel control hold to SHFCLK fall		1/2 Tsc-3	-	nS
T _{SCR}	Panel control setup to SHFCLK rise		Tsc-10	-	nS
T _{HCR}	Panel control hold to SHFCLK rise		-3	-	nS

65548 AC TIMING CHARACTERISTICS - PANEL OUTPUT TIMING

Note: AC Timing is valid when: DVCC=5V, XR6C[2]=X, max output loading=50pF or when: DVCC=3.3V, XR6C[2]=1, max output loading=25pF.













Chips and Technologies, Inc. 2950 Zanker Road San Jose, California 95134

Phone: 408-434-0600 FAX: 408-894-2080 Title: 65548 Data Sheet

 Publication No.:
 DS176.2

 Stock No.:
 010176-002

 Revision No.:
 1.1

 Date:
 2/28/96