

Ρ

Copyright Notice

Copyright © 1993 Chips and Technologies, Inc. ALL RIGHTS RESERVED.

This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the express written permission of Chips and Technologies, Inc.

Restricted Rights Legend

Use, duplication, or disclosure by the Government is subject to restrictions set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at 252.277-7013.

Trademark Acknowledgement

CHIPS, NEAT, and SCAT are registered trademarks of Chips and Technologies, Inc.

CHIPS, CHIPSet, MICROCHIPS, NEATsx, SCATsx, LeAPSet, LeAPSetsx, PEAK, CHIPS/230, CHIPS/250, CHIPS/280, CHIPS/450, CHIPSPak, CHIPSPort, CHIPSlink, ChipsLAN, SMARTMAP, Either-Net, ETHERCHIP, PC Video, and Wingine are trademarks of Chips and Technologies, Incorporated.

IBM AT, XT, PS/2, Micro Channel, Personal System/2, Enhanced Graphics Adapter, Color Graphics Adapter, Video Graphics Adapter, IBM Color Display, and IBM Monochrome Display are trademarks of International Business Machines.

Hercules is a trademark of Hercules Computer Technology.

MS-DOS and Windows are trademarks of Microsoft, Incorporated.

MultiSync is a trademark of Nippon Electric Company (NEC).


Brooktree and RAMDAC are trademarks of Brooktree Corporation.

Inmos is a trademark of Inmos Corporation.

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Disclaimer

This document is provided for the general information of the customer. Chips and Technologies, Inc., reserves the right to modify the information contained herein as necessary and the customer should ensure that it has the most recent revision of the data sheet. CHIPS makes no warranty for the use of its products and bears no responsibility for any errors which may appear in this document. The customer should be on notice that the field of personal computers is the subject of many patents held by different parties. Customers should ensure that they take appropriate action so that their use of the products does not infringe upon any patents. It is the policy of Chips and Technologies, Inc. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.





Chips and Technologies, Inc. 3050 Zanker Road San Jose, California 95134 Phone: 408-434-0600 Telex: 272929 CHIPS UR FAX: 408-434-6452

Title: 65525 Data Sheet


Publication No.: DS163 Stock No.: 010163-001 Revision No.: 1.0



65525 High Performance Flat Panel / CRT VGA Controller

- Highly integrated design (RAMDAC integrated on-chip, non-multiplexed bus, direct panel drive)
- Flexible video memory configurations:
 - Two or four 256Kx4 DRAMs
 - Two or four 256Kx4 VRAMs
 - Two 512Kx8 DRAMs
- Simultaneous CRT and Panel Display Capability
- Supports LCD, Electro Luminescent (EL), and gas plasma panels to 1280 x 1024 Resolution
- Supports high resolution CRT monitors:
 - 1024 x 768 x 16 colors
 - 800 x 600 x 256 colors
- Supports up to 1 Megabyte of linearly addressable display memory to accommodate optimized software drivers in Super VGA modes
- High performance resulting from zero wait-state writes (write buffer) and minimum wait-state reads (internal asynchronous FIFO design)
- Advanced power management features minimize power consumption during panel operation and Standby (Sleep) modes.
- Activity Indicator pin facilitates orderly power management
- Register programmable functionality to double the drive on all output pins
- Multiple Bus Architecture Integrated Interface
 - EISA/ISA (PC/AT) Bus
 - Micro Channel (MC) Bus
 - x86SLHigh-speed Peripheral Interface (PI)Bus
 - x86 SX/DX CPU Local Bus

- Dedicated input pin supports low power operation in Suspend and Resume modes
- Power Sequencing outputs regulate application of power to panels for panel protection
- "Mixed" 3.3V / 5.0V Operation
- Supports monochrome LCD, EL, and gas plasma panels with up to 64 gray levels
- Supports color panels:
 - 65525 produces up to 185,193 colors on color TFT LCD, EL, and gas plasma panels
- Programmable polynomial based Frame Rate Control gray scale algorithm supports fast response "mouse quick" displays by reducing flicker without increasing panel vertical refresh rate
- Programmable vertical compensation techniques increase usable display area
- SMARTMAPTM intelligent color to gray scale conversion
- Text enhancement feature improves contrast on flat panel displays
- Three software selectable RGB color to gray scale reduction techniques
- Fully Compatible with IBMTM VGA and Enhanced backward compatibility with EGA, CGA, HerculesTM, and MDA without using NMIs
- Small low-cost package: EIAJ-standard 160-pin plastic flat pack
- Chip pinouts optimized for PCB layout



Revision History

<u>Revision</u>	Date	By	Comment
$\begin{array}{c} 0.0\\ 1.0 \end{array}$	1/93	JS	Internal Review - Rough Draft
	2/93	ST	Initial Release

Table of Contents

Section

Page

Page

Introduction	7
Minimum Chip Count / Board Space	7
Display Memory Interface	8
CPU Bus Interface Linear Addressable Display Memory	8
Linear Addressable Display Memory	8
CPU Activity Indicator	8 9 9 9
Display Interface	2
Display Interface Flat Panel Displays	2
CDT Diamlays	9
CRT Displays	
Simultaneous Flat Panel / CRT Display	9
Display Enhancement Features	10
Superior Display Quality RGB Color to Gray Scale Reduction	10
RGB Color to Gray Scale Reduction	10
Gray Scale Algorithm Vertical and Horizontal Compensation	10
Vertical and Horizontal Compensation	10
SmartMap ^{1M}	11
Text Enhancement	11
Inverse Video	11
Mixed 3.3V and 5V operation	12
Power Sequencing During Mix Voltage	12
Self Refresh DRAMs	12
Panel Power Sequencing	12
Advanced Power Management	12
Normal Operating Mode	13
Screen Blanking	13
Panel Off Mode	14
Standby (Sleep) Mode Programmable Output Drive	15
Programmable Output Drive	17
Full Compatibility	17
Write Protection	17
Extension Degisters	17
Extension Registers Panel Interface Registers	17
Alternate Danal Timing Degisters	17
Alternate Panel Timing Registers	
Context Switching Reset, Setup, and Test Modes	17
Reset, Setup, and Test Modes	18
Reset Mode	18
Setup Mode	18
Tri-State Mode ICT (In-Circuit-Test) Mode Chip Architecture Sequencer	18
ICT (In-Circuit-Test) Mode	18
Chip Architecture	19
Sequencer	19
CRT Controller	19
Graphics Controller	19
Attribute Controller	19
VGA Color Palette/DAC	19
Configuration Switches Virtual Switch Register	19
Virtual Switch Register	20
Clock Selection	$\overline{20}$
Light Pen Registers	$\overline{20}$
BIOS ROM Interface	$\overline{20}$
	20

Section	Page
Flexible Architecture Package Application Schematic Examples	21 21 21
Pinouts	23
Pin Diagram Pin List Pin Descriptions - System Bus Interface Pin Descriptions - Display Memory Pin Descriptions - Video Interface Pin Descriptions - Flat Panel Interface Pin Descriptions - Clock, Power & Ground	23 24 25 28 30 31 32
Register and Port Address Summaries	33
I/O Map CGA, MDA, and Hercules Registers EGA Registers VGA Registers VGA Indexed Registers Extension Registers	33 34 34 34 35 36
Register Descriptions	39
Global Control (Setup) Registers General Control and Status Registers CGA / Hercules Registers Sequencer Registers CRT Controller Registers Graphics Controller Registers Attribute Controller and Color Palette Registers Extension Registers	39 39 39 39 39 39 39 39 40
Programming and Parameters	123
General Programming Hints Extension Register Values	123 124
Application Schematic Examples	139
System Bus Interface Display Memory Interface Video Interface Clock Interface	140 150 155 156
Flat Panel Interface Examples (see figure listing)	157
Flat Panel Pixel Timing (see figure listing)	173
Flat Panel Timing (see figure listing)	179
(continued on following page)	



Table of Contents

Section Page Electrical Specifications 189 Absolute Maximum Conditions...... 189 Normal Operating Conditions 189 DAC Characteristics 189 DC Characteristics 190 DC Drive Characteristics...... 190 Clock Timing..... 191 Reset Timing191Bus Timing Reference192 PC Bus Timing..... 194 PI Bus Timing 196 486 Local Bus Timing..... 201 DRAM Timing204Refresh Timing207Self Refresh Timing207VRAM Read/Write Timing208VRAM Read/Write Timing208 Frame Buffer Serial Port Timing 217 CRT Video Timing..... 218 Flat Panel Video Timing 219 Mechanical Specifications...... 221 Plastic 160-PFP Package Dimensions 221

List of Figures

Figure	Page
System Diagram	1
Panel Power Sequencing	12
Standby Timing Sequence	16
Pinouts	23
Application Schematic Examples	139
ISA (PC) Bus ISA (PC) Bus With Transceivers ISA Bus Linear Addressing Bus Interface to PC/Chip (F8680) Micro Channel (MC) Bus x86 SL Peripheral Interface (PI) Bus 386 SX/DX Local Bus Linear Addressing 486 SX/DX Local Bus Linear Addressing Support Display Memory (2/4 256Kx4 DRAMs) Display Memory (2 256Kx4 VRAMs) Display Memory (2 256Kx8 VRAMs) Display Memory (2 256Kx8 VRAMs) Display Memory (2 256Kx8 VRAMs) Display Memory (2 256Kx8 VRAMs)	$\begin{array}{c} 140\\ 141\\ 142\\ 143\\ 144\\ 145\\ 146\\ 147\\ 148\\ 149\\ 150\\ 151\\ 152\\ 153\\ 154\\ 155\\ \end{array}$
Clock (82C404A/B Clock Chip)	156
Panel Interface Epson EG-9005F-LS(LCD DD) Citizen G6481L-FF(LCD DD) Sharp LM64P80(LCD DD) Sanyo LCM-6494-24NAC(LCD DD) Hitachi LMG5162XUFC(LCD DD) Matsushita S804(Plasma-16)	157 159 160 161 162 163 164
Sharp LJ64ZU50(EL-16) Hitachi LMG9100ZZFC(HR LCD DD) Hitachi LMG9060ZZFC(HR LCD DD) Sanyo LCM-5491-24NAK(HR LCD DD) Hitachi TM26D50VC2AA(Color TFT) Sharp LQ9D011(Color TFT) Toshiba LTM-09C015-1(Color TFT LCD).	164 165 166 167 168 169 170 171
Panel Pixel Timing	173
LCD DD LCD DS 4-Bit Pack Plasma (16-level) 2 Pixels/Shift Clock EL(16-level) 2 Pixels/Shift Clock Color TFT LCD with VAM	174 175 176 177 178

Figure	Page
Panel Timing	179
Single Drive (1 & 2 Pixels/Clock) Single Drive (4 & 8 Pixels/Clock) Single Drive (1 & 2 Pixels/Clock)	180 181
16-Level Internal Gray Scaling640x480LCD DD without FB Accel640x480LCD DD with FB Accel1024x768LCD DD without FB Accel1024x768LCD DD without FB Accel1280x1024 LCD DD without FB Accel1280x1024 LCD DD with FB Accel	182 183 184 185 186 187 188
Electrical Specifications	189
Clock Timing	191
Reset Timing	191
Bus Timing Reference	193
PC Bus Cycle Timing	195
PI Bus Cycle Timing	197
MC Bus Cycle Timing	199
x86 Local Bus Write Cycle Timing	202
x86 Local Bus Read Cycle Timing	203
DRAM Read Cycle Timing	205
DRAM Write Cycle Timing	206
DRAM Refresh Cycle Timing	207
DRAM Self Refresh Cycle Timing	207
VRAM Read Cycle Timing	209
VRAM Write Cycle Timing	210
VRAM Transfer Cycle Timing	211
VRAM Refresh Cycle Timing	212
VRAM Serial Port Read Cycle Timing	213
Frame Buffer Write Cycle Timing	215
Frame Buffer Transfer Cycle Timing	216
Frame Buffer Refresh Cycle Timing	217
Frame Buffer Serial Port Read Timing	217
CRT Video Timing	218
Flat Panel Video Timing	219
Plastic 160-PFP Package Dimensions	221

List of Tables

Table	Page
Pin List	24
Pin Descriptions	25
I/O Map	33
Register Summary - CGA/MDA/Herc Modes	34
Register Summary - EGA Mode	34
Register Summary - VGA Mode	34
Register Summary - Indexed Registers	35
Register Summary - Extension Registers	36
Register List - Setup Registers	41
Register List - General Control & Status	43
Register List - CGA/Hercules Registers	45
Register List - Sequencer	47
Register List - CRT Controller	51
Register List - Graphics Controller	65
Register List - Attribute Controller	
and Color Palette	73
Register List - Extension Registers	79
Extension Register Values for Initial Boot	125
Parameters - Šimultaneous Emulation Modes	126
Parameters - Monochrome LCD-DD	127
Parameters - Simultaneous LCD-DD & CRT.	129
Parameters - Monochrome Plasma	131
Parameters - Monochrome EL	132
Parameters - Color TFT LCD with DE Signal	133
Parameters - Simultaneous Color TFT	
LCD & CRT with DE Signal	134
LCD & CRT without DE Signal	135
Parameters - Sanyo 1024x768 LCD-DD	136
Parameters - Hitachi 1024x768 LCD-DD	136
Parameters - Hitachi 1280x1024 LCD-DD	137
DK Board Connector Pinout Summary	158

Table	Page
Electrical Specifications	189
Absolute Maximum Conditions	189
Normal Operating Conditions	189
DAC Characteristics	189
DC Characteristics	190
DC Drive Characteristics	190
AC Test Conditions	190
AC Characteristics	191
Clock Timing	191
Reset Timing	191
Bus Timing Reference	192
PC Bus Timing	194
PI Bus Timing	196
MC Bus Timing	198
386SX Local Bus Timing	200
486 Local Bus Timing	201
DRAM Read/Write Timing	204
DRAM Refresh Timing	207
DRAM Self Refresh Timing	207
VRAM Read/Write Timing	208
VRAM Refresh Timing	212
VRAM Serial Port Timing	213
Frame Buffer Timing	214
Frame Buffer Refresh Timing	217
Frame Buffer Serial Port Timing	217
CRT Video Timing	218
Flat Panel Video Timing	219

Introduction

The 65525 supports the following features:

Feature	65525
Mixed 3.3/5v Support	Yes
Color STN Support	No
Local Bus Support	Yes
4 VRAM Support	Yes

The 65525 High Performance VGA Flat Panel / CRT controller provides a powerful, yet versatile, feature set optimized for portable PC requirements. The 65520/525/530 family of controller chips integrate the VGA controller, industry standard RAMDAC, and monitor sense circuitry and enable a complete VGA sub-system to be implemented with just four chips: CHIPS' 65520/525/530 VGA Controller, CHIPS' 82C404 Programmable Clock Synthesizer, and two memory devices. The 65525 VGA controller is pin compatible with the 65530 controller and similar in all respects except the 65525 does not support passive color STN panels. The 65525 employs separate address and data buses and direct panel drive outputs so that no external buffers are required. Pinouts are optimized for PC board layout such that the VGA sub-system can be implemented in less than 4 square inches (2580 sq The 65525 can use a variety of video mm). memory configurations, enabling OEMs to differentiate their portable PC products by modifying video memory (e.g., two 256Kx4 DRAMs for low-cost systems; four 256Kx4 VRAMs for high-performance systems; and an optional VRAM frame buffer / accelerator for additional features / performance).

The 65525 provides high performance by use of zero wait-state writes (write buffer), minimum wait-state reads (internal asynchronous FIFO design), 16-bit CPU and I/O interfaces, and 8/16-bit internal video data paths. The 65525 may use dual-port VRAMs, which provide higher performance than single-port DRAMs, for video memory. The 65525 fully supports the ISA, EISA, MC and PI (Peripheral Interface) buses. The 65525 also provides direct connection to 386 SX / DX and 486 CPU Local Buses. In addition, the 65525 provides linear addressable display memory allowing optimized software to further increase video performance.

The 65525 provides a variety of programmable features to optimize display quality, such as simultaneous LCD/CRT display capability (with the optional frame buffer), Vertical and Horizontal Compensation, SMARTMAPTM, Text Enhancement, three selectable RGB color-to-gray-scale reduction techniques, and a polynomial FRC gray scale algorithm which reduces flicker on fast response "mouse quick" displays without increasing the panel's vertical refresh rate.

The 65525 produces up to 64 gray scales on a wide variety of monochrome LCD, EL and plasma flat panels with resolutions up to 1280x1024. The 65525 supports color TFT LCD panels with a 185,193-color palette. The 65525 directly supports analog and digital CRT monitors -- interlaced monitors up to 1024 x 768 x 16 colors and non-interlaced monitors up to 800 x 600 x 256 colors or 1024 x 768 x 16 colors.

The 65525's advanced power management features, which are tightly coupled with CHIPS' 82C404 Programmable Clock Synthesizer, reduce power consumption of the display subsystem and extend battery life in portable applications. The 65525 provides CAS-before-RAS refresh cycles for DRAMs. 65525-based systems may be implemented using VRAMs, which consume significantly less power while increasing performance, for video memory. 65525-based systems may also employ an optional VRAM frame accelerator which serves to lower power consumption by decreasing the dot clock required for a given panel shift clock.

The 65525 is fully compatible with IBM's VGA standard at the register, gate and BIOS levels. Enhanced backwards compatibility is provided with the EGA, CGA, Hercules[™], and MDA standards without using NMIs. Also available from CHIPS and third-party vendors are a fully VGA-compatible BIOS, end-user utilities, and drivers for Super-VGA modes, Windows[™] panning, and portrait / landscape rotation.

MINIMUM CHIP COUNT / BOARD SPACE

The 65525 was designed to integrate many functions to minimize chip count and board space. The 65525 integrates the VGA controller, industry standard RAMDAC, monitor sense circuitry, and

buffers with sufficient drive capability to directly drive most flat panels. The 65525 employs separate address and data buses so that no external buffers are required.

Using a 65525, a complete VGA-compatible 16-bit video subsystem for motherboard applications can be built with just 4 ICs, including display memory and clock synthesizer, as shown in the following bill of materials table:

Qty	Chip Type

- 1 65525 VGA Controller
- 1 82C404 Programmable Clock Synthesizer
- 2 256Kx4 DRAMs
- 4 Total

In some applications, external driver chips may be required for additional signal drive. Improved performance or other optional features may require implementation of more than the minimum two memory chips, such as support of simultaneous display capability on certain types of panels, support of high-resolution 256-color display modes (which require more than 256K of display memory), or ability to drive high-resolution (up to 1280x1024) monochrome panels.

DISPLAY MEMORY INTERFACE

The 65525 pin-compatible VGA controller can employ multiple display memory configurations providing the OEM with flexibility to use the same VGA controllers in several designs with differing cost, power consumption, and performance criteria.

The 65525 offers a low cost system implementation by supporting operation with two or four 256Kx4 DRAMs. The 65525 offers even higher performance with two or four VRAMs.

The 65525 supports the following display memory configurations:

- Two 256Kx4 DRAMs (256 KBytes)
- Four 256Kx4 DRAMs (512 KBytes)
- Two 512Kx8 DRAMs (1MByte)
- Two or four 256Kx4 VRAMs (512 KBytes)

Implementing a 65525 Display Memory Subsystem with <u>two 256Kx4 DRAMs</u> results in a cost-efficient system. In this configuration the 65525 supports all standard VGA display modes.

Performance is significantly improved when the 65525 is configured with <u>four 256Kx4 DRAMs</u>. Standard VGA display modes are achieved along with high resolution 800x600 pixels 256 colors, 1024x768 pixels in 16 colors, and 132-column text modes.

A 65525-based Display Memory Subsystem implemented with two or four 256Kx4 <u>VRAMs</u> offers superior performance and considerable power savings in normal operating modes. High resolution CRT monitor support up to 1024x768 pixels in 16 colors and 800x600 pixels in 256 colors are achieved.

The entire display memory (256 KBytes or 512 KBytes) is always available to the CPU in regular four-plane mode, chained two-plane mode, and super-chained one-plane mode.

The 65525 serves as a DRAM controller for the system's display memory. It handles DRAM refresh, fetches data from display memory as required to refresh the screen, interfaces the CPU to display memory and supplies all necessary DRAM control signals. The display memory is arranged as four planes of 64 KBytes each. Each plane is eight bits wide for a total of 32 bits. Planes 0 and 1 share a common address bus, as do Planes 2 and 3. Each plane has a separate CAS signal and share a common RAS and write enable. 120ns DRAMS are required for clock inputs to up 30 MHz. Display memory control signals are derived from the memory clock (MCLK) input.

CPU BUS INTERFACE

The 65525 provides on-chip support for interface to EISA/ISA (PC/AT), MC (Micro Channel), x86 SL PI ('Peripheral Interface'), and (in the 65525) 386 SX / DX and 486 Local Buses. Strap options allow the user to configure the chip for the type of interface desired. Control signals for all interface types are integrated on chip. Support is provided for 8-bit and 16-bit cycles for both memory and I/O. All operations necessary to ensure proper operation in these various environments are handled in a fashion transparent to the CPU. These include internal decoding of all memory and I/O addresses, bus width translations, and generation of the necessary control signals.

LINEAR ADDRESSABLE DISPLAY MEMORY

The 65525 also provides a linear addressing feature which allows display memory to be accessed in any area of upper memory up to 1MB in size. Linear addressing can be performed two ways. The first method uses the VGA chip select address decode qualified with MEMR/ and MEMW/ to enable one Megabyte of linearly addressable memory. This option may be evoked by setting XR04 bit 6. The second option allows the VGA chip select decode to be connected directly to A19 providing up to 512

KBytes of linearly addressable memory. Software drivers optimized for linearly addressable memory improve video performance as much as 80%. These drivers are available from your local CHIPS sales office.

CPU ACTIVITY INDICATOR

In the ISA bus configuration, the 65525 provides an output pin called ACTIND (pin 29) to facilitate an orderly powerdown sequence. The ACTIND output is an active high signal which is driven high every time a valid VGA memory read/write operation or VGA I/O read/write operation is executed by the CPU. This signal may be used by power management circuitry to put the 65525 in Panel Off or Standby power down modes. The ACTIND output may be configured to be the ERMEN/ output in the ISA Bus configuration. When the CPU executes a memory read or write cycle in text mode, ERMEN/ goes low two MCLK cycles prior to the fall of RAS/ and stays active until RAS/ is asserted. ERMEN/ is driven high in graphics modes and during all display refresh accesses. The ACTIND pin may be configured to be ERMEN/ on the 65525 by setting XR28 bit 3.

DISPLAY INTERFACE

The 65525 is designed to support a wide variety of flat panel and CRT displays of all different types and resolutions.

Flat Panel Displays

The 65525 supports all flat panel display technologies including plasma, electroluminescent (EL) and liquid crystal displays (LCD). LCD panel interfaces are provided for single panel-single drive (SS), dual panel-single drive (DS) and dual panel dual drive (DD) configurations. A single panel sequences data similar to a CRT (i.e., sequentially from one area of video memory). In contrast, a dual panel requires video data to be provided alternating between two separate areas of memory. In addition, a dual drive panel requires the data from the two areas to be provided simultaneously. Due to its integrated line buffer, the 65525 supports all panels Support for LCD-DD panels does not directly. require external hardware (such as a frame buffer). The 65525 handles display data sequencing transparently to application software providing full compatibility on both CRT and flat panel displays.

The 65525 supports panel resolutions up to 1280x1024, including the popular panel resolutions of 640x200, 640x400, 640x480, 800x600, 1024x768, and 1280x1024. For non-standard applications additional resolutions are supported.

There is currently no standard interface for flat panel displays. Interface signals and timing requirements vary between panel technologies and manufacturers. The 65525 provides register programmable features to allow interfacing to the widest possible range of flat panel display units. The 65525 provides a direct interface to panels from vendors such as Sharp, Sanyo, Epson, Seiko Instruments, Oki, Toshiba, Hitachi, Fujitsu, NEC, Matsushita/Panasonic, and Planar.

CRT Displays

The 65525 supports high resolution fixed frequency and variable frequency analog monitors in interlaced and non-interlaced modes of operation. Digital monitor support is also built in.

The 65525 supports resolutions up to 800x600 pixels with 16 colors in a 256 KB display memory configuration and supports Super-VGA resolutions such as 800x600 256 colors and 1024x768 16 colors in 512KB or 1MB display memory configurations.

Simultaneous Flat Panel / CRT Display

The 65525 provides simultaneous display operation with Multi-Sync variable frequency or PS/2 fixed frequency CRT monitors and single panel-single drive LCDs (LCD-SS), dual panel-single drive LCDs (LCD-DS), dual panel-dual drive LCDs (LCD-DD), and plasma and EL panels (which employ single panel-single drive interfaces). Single drive panels sequence data in the same manner as CRTs, so the 65525 provides simultaneous display with CRTs and LCD-SS, LCD-DS, plasma or EL panels by driving the panels with CRT timing. No external hardware is required.

In contrast, LCD-DD panels require video data alternating between separate locations in memory. In addition, a dual-drive panel requires data from both locations simultaneously. The 65525 provides simultaneous display with LCD-DD and CRT monitors by employing a 64Kx4 VRAM as a frame buffer for panel sizes up to 640x480 and a 256Kx4 VRAM for higher resolution panels.

VRAM frame buffers offer significant advantages relative to competitors' DRAM frame buffers. A DRAM frame accelerator requires the flat panel to be refreshed at double the CRT's vertical refresh rate. Therefore, an expensive 6.3 MHz LCD (with 120 Hz panel vertical refresh rate) is required for simultaneous display with 60 Hz CRT monitors when a DRAM frame buffer is used. Due to its higher bandwidth relative to DRAMs, a VRAM frame buffer can refresh both the flat panel and CRT at the same vertical refresh rate. Therefore, inexpensive 3 MHz and 6 MHz LCDs (in addition to 6.3 MHz LCDs) can be used for simultaneous display with 60 Hz and 72 Hz CRT monitors when a VRAM frame buffer is used.

DISPLAY ENHANCEMENT FEATURES

Display quality is one of the most important considerations in the success of any flat-panel-based system design. The 65525 provides many features to enhance flat panel display quality.

Superior Display Quality

The 65525 produces up to 64 flicker-free gray scales on monochrome or gray scale panels. Because most application software is written for color CRT monitors, the 65525 provides several proprietary quality features to maximize display on monochrome flat panels. Via its Extension Registers, the 65525 provides the flexibility to interface to a wide range of flat panels and provide full compatibility transparently to the application software. The 65525 enables flat panel display operation simultaneously with the CRT monitor.

RGB Color To Gray Scale Reduction

The 18 bits of color palette data from the VGA standard color lookup table (CLUT) are reduced to 6 bits for 64 gray scales via one of three selectable RGB color to gray scales reduction techniques:

- 1) NTSC Weighting: 5/16 Red 9/16 Green 2/16 Blue
- 2) Equal Weighting: 5/16 Red 6/16 Green 5/16 Blue
- 3) Green Only: 6 bits of Green only

NTSC is the most common weighting, which is used in television broadcasting. Equal weighting increases the weighting for Blue, which is important for Applications such as Microsoft Windows 3.0 which often uses Blue for background colors. Green Only is useful for replicating on a flat panel the display of software optimized for IBM's monochrome monitors which use the six Green bits of palette data.

Gray Scale Algorithm

A proprietary polynomial-based Frame Rate Control (FRC) and dithering algorithm in the 65525's hardware generates 64 gray levels on monochrome panels. The FRC technique simulates 16 gray levels on monochrome panels by turning the pixels on and off over several frames in time. The dithering technique increases the number of gray scales from 16 to 64 by altering the pattern of gray scales in adjacent pixels. By programming the polynomial (an 8-bit value in Extension Register XR6E), the FRC algorithm may be adjusted to

reduce flicker without increasing the panel's vertical refresh rate. The persistence (response time) of the pixels varies among panel manufacturers and models. By re-programming the polynomial by trial-and-error while viewing the display, the FRC algorithm can be adjusted to match the persistence of the particular panel. With this technique, the 65525 produces 64 flicker-free gray scales on the latest fast response "mouse quick" film compen-sated monochrome STN LCDs. The alternate method of reducing flicker -- increasing the panel's vertical refresh rate -- has several drawbacks. As the vertical refresh rate increases, the panel's power (cross-talk) consumption increases, ghosting increases, and contrast decreases. The maximum vertical refresh rate specified by panel manufacturers is often well below 100 Hz. CHIPS' polynomial FRC gray scale algorithm reduces flicker without increasing the vertical refresh rate.

Vertical & Horizontal Compensation

Vertical & Horizontal Compensation are programmable features that adjust the display to completely fill the flat panel display. Vertical Compensation increases the usable display area when running lower resolution software on a higher resolution panel. Unlike CRT monitors, flat panels have a fixed number of scan lines (e.g., 200, 400, 480 or 768 lines). Lower resolution software run on a higher resolution panel only partially fills the usable display area. For instance, 350-line EGA software displayed on a 480-line panel would leave 130 blank lines at the bottom of the display and 400-line VGA text or Mode 13 images would leave 80 blank lines at the bottom. The 65525 offers the following Vertical Compensation techniques to increase the useable screen area:

<u>Vertical Centering</u> displays text or graphics images in the center of the flat panel, with a border of unused area at the top and bottom of the display. <u>Automatic Vertical Centering</u> automatically adjusts the Display Start address such that the unused area at the top of the display equals the unused area at the bottom. <u>Non-Automatic Vertical Centering</u> enables the Display Start address to be set (via programming the Extension Registers) such that text or graphics images can be positioned anywhere on the display.

Line replication (referred to as "<u>stretching</u>") duplicates every Nth display line (where N is programmable), thus stretching text characters and graphic images an adjustable amount. The display can be stretched to completely fill the flat panel area. Double scanning, a form of line replication where every line is replicated, is useful for running

200 line software on a 400 line panel or 480 line software on a 1024 line panel.

<u>Blank line insertion</u>, inserts N blank lines (where N is programmable) between each line of text characters. Thus text can be evenly spaced to fill the entire panel display area without altering the height and shape of the text characters. Blank line insertion can be used in text mode only.

Tall FontsTM uses a non-VGA standard font such that text fills almost all lines on the flat panel and all lines of text are the same size. For example, an 8x19 font would fill 475 lines on a 480-line panel, or an 8x30 font would fill 750 lines on a 768-line panel. TallFonts can be used in text mode only.

Each of these Vertical Compensation techniques can be controlled by programming the Extension Registers. Each Vertical Compensation feature can be individually disabled, enabled and adjusted. A combination of Vertical Compensation features can be used by adjusting the features' priority order. For example, text mode vertical compensation consists of four priority order options:

- Double Scanning+Line Insertion, Double Scanning, Line Insertion
- Double Scanning+Line Insertion, Line Insertion, Double Scanning
- Double Scanning+Tall Fonts, Double Scanning, Tall Fonts
- Double Scanning+Tall Fonts, Tall Fonts, Double Scanning

Text and graphics modes offer two Line Replication priority order options:

- Double Scanning+ Line Replication, Double Scanning, Line Replication
- Double Scanning+ Line Replication, Line Replication, Double Scanning

Horizontal Compensation techniques include Horizontal Compression, Horizontal Centering, and Horizontal Doubling. Horizontal Compression will compress 9-dot text to 8-dots such that 720-dot text in Hercules modes will fit on a 640-dot panel. Automatic Horizontal Centering automatically centers the display on a larger resolution panel such that the unused area at the left of the display equals the unused area at the right. Non-Automatic Horizontal Centering enables the left border to be set (via programming the Horizontal Centering Extension Register) such that the image can be positioned anywhere on the display. Automatic Horizontal Doubling will automatically double the display in the horizontal direction when the horizontal display width is equal to or less than half of the horizontal panel size.

SmartMapTM

SmartMap[™] is a proprietary feature that can be invoked to intelligently map colors to gray levels in text mode. SmartMap[™] improves the legibility of flat panel displays by solving a common problem:

Most application programs are optimized for color CRT monitors using multiple colors. For example, a word processor might use a blue background with white characters for normal text, underlined text could be displayed in green, italicized text in yellow, and so on. This variety of colors, which is quite distinct on a color CRT monitor, can be illegible on a monochrome flat panel display if the colors are mapped to adjacent gray scale values. In the example, underlined and italicized text would be illegible if yellow is mapped to gray scale 4, green to gray scale 6 with the blue background mapped to gray scale 5.

SmartMap[™] compares and adjusts foreground and background gray scale values to produce adequate display contrast on flat panel displays. The minimum contrast value and the foreground / background gray scale adjustment values are programmed in the 65525's Extension Registers. This feature can be disabled if desired.

Text Enhancement

Text Enhancement is another feature of the 65525 that improves image quality on flat panel displays. Many applications, such as MS-DOS, use Dim White for normal text characters, which results in non-optimal contrast on flat panels. When turned "on," the Text Enhancement feature displays Dim White as Bright White, thereby optimizing the contrast level on flat panels. This feature inverts the functionality of the Intensity Bit for White only. Highlighted white, which is displayed as Bright White when Text Enhancement is "off," is shown as Dim White with Text Enhancement "on," thus maintaining a difference between normal and highlighted text. Text Enhancement can be turned "on" and "off" by changing a bit in one of the Extension Registers.

Inverse Video

Inverse video can be enabled in text modes only on the flat panel (normal video is displayed on the CRT and in graphics modes on the flat panel), in graphics modes only on the flat panel (normal video is displayed on the CRT and in text modes on the flat panel), or in both text and graphics modes on flat panel.



MIXED 3.3V AND 5V OPERATION

In contrast, the 65525 provides "mixed" 5V and 3.3V operation by providing dedicated VCC pins for the 65525's internal logic, bus interface, memory interface, and display interface. Each dedicated VCC can be either 5V or 3.3V, such that the 65525 internal logic operates at 3.3V and the various interfaces operate at either 3.3V or 5V. The following table shows the relationship between the VCC inputs to the 65525 and the interface pins controlled by each VCC input. In "mixed" voltage mode, the VCC input on pin 80 must be 5V. The VCC input on pin 80 can only be 3.3V if all other VCC inputs are 3.3V. This feature is provided by the presence of a protection ring internal to the chip where all the wells of the p-channel devices are tied to the Reference voltage. This implies that the voltage on pin 80 can be at 3.3V only if all the other VCC pins are at 3.3V.

VCC Pins	Interface	Pins Affected
20	Internal Logic	
100	Internal Logic	100-111
140	Memory	1-12, 116-160
60	Bus	13-19, 22-68
80	Video	69-99, 112-115

When switching from 5V to 3.3V (or vice versa), the reference VCC must be at the highest voltage. The clock frequency must be maintained during voltage switching. If switching voltage requires a clock change, the clock must be switched to a lower frequency <u>before</u> switching to a lower voltage. The maximum clock frequency rating for 3.3V operation is 40 MHz.

Power Sequencing During Mixed Voltage Operation

During a power up sequence the reference VCC (pin 80) must be turned on <u>first</u>. During a power <u>down</u> sequence, the reference VCC (pin 80) must be the <u>last</u> VCC to be turned off. The VCC inputs for the memory and CPU bus may be turned off while the VCC inputs to the internal logic remain turned on. In this mode of operation, the memory and CPU bus VCC pins are floating. In the event the reference voltage (pin 80) is turned off and the VCC input to the internal logic is still turned on, the internal logic VCC level minus a diode drop will show up on the reference VCC pin (pin 80).

SELF REFRESH DRAMs


The 65525 supports the self-refresh feature of certain 256Kx4 and 512Kx8 DRAMs during

Standby mode thus enabling the 65525 to be powered down completely during Standby mode, extending battery life in portable computer applications.

PANEL POWER SEQUENCING

Flat panel displays are extremely sensitive to conditions where full biasing voltage VEE is applied to the liquid crystal material without enabling the control and data signals to the panel. This results in severe damage to the panel and may disable the panel permanently. The 65525 provides a simple and elegant method to sequence power to the flat panel display during various modes of operation to conserve power and provide safe operation to the flat panel. The 65525 provides two pins called ENAVEE/ and ENAVDD/ to regulate the LCD Bias Voltage (VEE) and the driver electronics logic voltage (VDD), to provide intelligent power sequencing to the panel. The timing diagram below illustrates the power sequencing cycle. The power on/off delay time is programmable on the 65525 by programming panel power sequencing delay register XR5B (with a default of 32 mS).

The 65525 initiates a '<u>panel off'</u> sequence if either the PNLOFF/ or STNDBY/ input is asserted (low), if the chip is programmed to enter 'panel off' mode (by setting extension register XR52 bit-3=1), or if the 'Display Type' is programmed to 'CRT' (extension register XR51 bit-2 = 0). The 65525 initiates a '<u>panel on'</u> sequence if both PNLOFF/ and STNDBY/ inputs are high <u>and</u> the chip is programmed to 'panel on' (XR52 bit-3=0) and 'flat panel display' (XR51 bit-2=1).



ADVANCED POWER MANAGEMENT

The 65525 provides a number of advanced power management features to minimize power consumption during normal flat panel operation in



addition to Standby/Sleep modes. In addition, the 65525 addresses the specific requirements of notebook design by providing different modes of operation to optimize power usage. The table on the next page summarizes these modes and display memory access in each.

Normal Operating Mode

The 65525 is a full custom, low power CMOS integrated circuit which has a number of features to minimize power consumption during normal operation. The highly modular design enables entire functions in the chip to be powered down when not in use (e.g. such as the DACs during panel-only operation). Second, CAS before RAS video memory refresh is supported, which results in additional power savings. Third, the 65525 can employ an optional frame accelerator (a 64Kx4 or 256Kx4 VRAM) which can lower power consumption by lowering the dot clock for a given panel shift clock. For example, a 4 MHz shift clock requires only a 16 MHz dot clock with a frame accelerator versus a 32 MHz dot clock without a frame accelerator. Fourth, the optional use of VRAMs (which consume significantly less power than DRAMs during normal operation due to the serial nature of the data and less address accessing) for video memory. Fifth, the 65525 generates gray scales using a proprietary polynomial based FRC algorithm which produces flicker free display without utilizing very high vertical refresh rates which exceed panel specifications. (Note: the current drawn by the LCD alone increases by approximately 20% when the vertical refresh rate is increased from 85 Hz to 120 Hz). Lastly, the serially programmable 82C404 clock synthesizer can slow down the memory clock input to the 65525 to conserve power consumption in various modes (e.g., text modes).

Screen Blanking

The flat panel display and its backlight are typically the largest consumers of power in a portable PC. The 65525 permits blanking of the display by writing to bit-5 of the Sequencer Clocking Mode Register (SR01). With the screen blanked, all memory cycles are available to the CPU except those used for display memory refresh.



Panel Off Mode

The 65525 provides a dedicated input pin, PNLOFF/ to go to Panel Off Mode. In Panel Off mode, the video section and internal RAMDAC are inactive but the CPU interface and display memory refresh and palette are still active. Additionally, the video data and control signals may be driven or tristated through software control. The 65525 initiates panel power sequencing to turn off the flat panel.

Panel Off mode is activated by programming Extended Register XR52 bit 3. XR52 bit-5 provides the option of either tri-stating all the video interface signals or forcing them into an inactive state as shown in the table below.

65525 PIN#	SIGNAL NAME	SIGNAL STATUS	SIGNAL POLARITY	PANEL CONFIGURATION
79	FLM	Inactive	XR54 bit 7	
78	LP	Inactive	XR54 bit 6	
99	SHFCLK	Inactive	N/A	
81	ACDCLK	Inactive	N/A	
98	PO	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
97	P1	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
96	P2	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
95	P3	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
94	P4	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
93	P5	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
92	P6	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
91	P7	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
74	P8	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	Color TFT only
73	P9	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	Color TFT only
72	P10	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	Color TFT only
71	P11	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	Color TFT only
74	SHFCLKU	Driven High	N/A	Extended 4 bit Color STN
76	VSYNC	Inactive	XR55 bit 7	
77	HSYNC	Inactive	XR55 bit 6	
86	BLUE	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
88	GREEN	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
89	RED	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	

Mode of Operation	RESET Pin	STNDBY/ Pin	PNLOFF/ Pin	Display Memory Access	Video Output
Normal	Low	High	High	Yes	Yes
Standby	Low	Low	High	No	No
Panel Off	Low	High	Low	Yes	No

Standby (Sleep) Mode

The 65525 enters the Standby power-down mode when the STNDBY# input is low. During standby mode, the 65525 draws less than 200 µA.

While the 65525 is in Standby mode, the display is blanked, the display timing signals are halted, and the 65525 initiates panel power sequencing to turn off the flat panel. While in Standby mode the 65525 is invisible to the system. The CPU cannot access any internal registers or display memory. The status of the video and bus interface signals during standby is shown in the table below. During Standby, the 65525 continues to refresh the DRAMs at a programmable rate to conserve power in display memory while preventing data loss. Refresh cycles can be turned off when self refresh DRAMs are used. The 65525 may use 32 KHz input from the system real time clock for display memory refresh. This mode is useful when system operation is suspended. Extension registers XR52 and XR5F define the memory refresh cycle interval during Standby mode. The 65525 provides for very low refresh intervals from 16 μ sec (standard DRAMs) to 128 μ sec (slow refresh DRAMs), thereby extending battery life.


65525 PIN#	SIGNAL NAME	SIGNAL STATUS	SIGNAL POLARITY	PANEL CONFIGURATION
79	FLM	Inactive	XR54 bit 7	
78	LP	Inactive	XR54 bit 6	
99	SHFCLK	Inactive	N/A	
81	ACDCLK	Inactive	N/A	
98	P0	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
97	P1	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
96	P2	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
95	P3	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
94	P4	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
93	P5	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
92	P6	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
91	P7	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
74	P8	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	Color TFT only
73	P9	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	Color TFT only
72	P10	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	Color TFT only
71	P11	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	Color TFT only
74	SHFCLKU	Driven High	N/A	Extended 4 bit Color STN
76	VSYNC	Inactive	XR55 bit 7	
77	HSYNC	Inactive	XR55 bit 6	
86	BLUE	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
88	GREEN	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
89	RED	Inactive	XR61 bit 7 (text); XR63 bit 7 (graphics)	
16	IOCS16#	Tri-stated	N/A	
17	IRQ	Tri-stated	N/A	
18	RDY	Tri-stated	N/A	
19	ZWS#	Tri-stated	N/A	



The 82C404A/B PWRDN/ signal should be forced low only when the status of the STNDBY/ input to the 65525 is low and the ENAVDD/ output from the 65525 is high.

The 65525 generates the output signal 404PD/, an alternate signal on pin 109, to be tied directly to the 82C404 PWRDN/ input signal. The 404PD/ is an alternate function on pin 109 and thereby this functionality cannot be used when the 65525 is in 4 VRAM mode.

STNDBY/	ENAVDD/	404 PWRDN/
0	0	1
0	1	0
1	0	1
1	1	1



65525 Standby Timing Sequence

PROGRAMMABLE OUTPUT DRIVE

The 65525 provides register programmable functionality to double the output drive on all the output pins. Extension register 6C (XR6C), programmable output drive register, bits 2-4 provide selection of normal drive or "doubled" drive on the panel interface outputs, bus interface outputs, and memory interface outputs respectively. For example, the panel data lines have 4mA drive and the output drive can be doubled to 8mA by setting XR6C bit-2 to 1.

FULL COMPATIBILITY

The 65525 is fully compatible with the IBMTM VGA standard at the hardware, register, and BIOS level. The 65525 also provides enhanced backward compatibility to EGATM, CGATM, HerculesTM, and MDATM standards without using NMIs. These controllers include a variety of features to provide compatibility on flat panel displays in addition to CRT monitors. Internal compensation techniques ensure that industry-standard software designed for different displays can be executed on the single flat panel used in an implementation. Mode initialization is supported at the BIOS and register levels, ensuring compatibility with all application software.

Write Protection

The 65525 has the ability to write protect most of the standard VGA registers. This feature is used to provide backwards compatibility with software written for older generation display types. The write protection is grouped into register sets and controlled by the Write Protect Register (XR15).

Extension Registers

The 65525 employs an "Extension" Register set to control its enhanced features. These Extension Registers provide control of the flat panel interface, flat panel timing, vertical compensation, SMARTMAP[™], and Backwards Compatibility. These registers are always accessible as an index/data register set at port addresses 3D6-3D7h. None of the unused bits in the regular VGA registers are used for extensions.

Panel Interface Registers

The Flat Panel Interface characteristics are controlled by a subset of the Extension Registers. These Registers select the panel type, data formatting, panel configuration, panel size, clock selection and video polarity. Since the 65525 is designed to support a wide range of panel types and sizes, the control of these features is fully programmable. The video polarity of text and graphics modes is independently selectable to allow black text on a white background and still provide normal graphics images.

Alternate Panel Timing Registers

Flat panel displays usually require sync signal timing that is different from a CRT. To provide full compatibility with the IBM VGA standard, alternate timing registers are used to allow independent timing of the sync signals for flat panel displays. Unlike the values programmed into the standard CRT timing registers, the value programmed into the alternate timing registers is dependent on the panel type used and is independent of the display mode.

Context Switching

For support of multi-tasking, windowing, and context switching, the entire state of the 65525 (internal registers) is readable and writable. This feature is fully compatible with IBM's VGA. Additional registers are provided to allow read back of internal latches not readable in the IBM VGA.

RESET, SETUP, AND TEST MODES

Reset Mode

When this mode is activated by pulling the RESET pin high, the 65525 is forced to VGA-compatible mode and the CRT is selected as the active display. In addition, the 65525 is disabled; it must be enabled after deactivating the RESET pin by writing to the Global Enable Register (102h in Setup Mode for PC and MC bus configurations) <u>or</u> to port 3C3h in PI bus or Local Bus configurations). Access to all Extension Registers is always enabled after reset (at 3D6/3D7h). The RESET pin must be active for at least 64 clock cycles. The following table shows the configuration lines effective during RESET:

Setup Mode

In this mode, only the Global Enable register is accessible. In PC bus configurations, setup mode is entered by writing a 1 to bit-4 of port 46E8h. This port is incorporated in the 65525. While in Setup mode, the video output is active if it was active prior to entering Setup mode and inactive if it was inactive prior to entering Setup mode. In MC bus configurations, setup mode may be entered by activating the 65525 SETUP/ pin (typically connected to signals driven by bits in port 94h in MC bus systems). After power up, video BIOS can optionally disable the video 46E8 or 3C3 registers (via XR70) for compatibility in case other non-IBM-compatible peripheral devices use those ports.

Tri-State Mode

In this mode, all output pins of the 65525 chip may be disabled for testing of circuitry external to the chip. The 65525 will enter Tri-State mode if it sees a rising edge on CLK0 during RESET with two of the display memory data pins pulled low (MAD0 and MBD0). The 65525 will exit Tri-State mode with either of the two enabling memory data pins high or RESET low.

ICT (In-Circuit Test) Mode

In this mode, all pins of the 65525 chip may be tested individually to determine if they are properly connected. The 65525 will enter ICT mode if it sees a rising edge on CLK0 during RESET with two of the display memory data pins pulled low (a different two pins from those used to enable Tristate mode: MAD1 and MBD1). In ICT mode, all digital signal pins become inputs which are part of a long path starting at BLANK/ (pin 75) and proceeding to lower pin numbers around the chip to pin 1 then to pin 160 and ending at VSYNC (pin 76). The analog pins 83, 84, 86, 88 and 89 cannot be tested in ICT test mode. If all pins in the path are high, the VSYNC output will be high. If any pin is low, the VSYNC output will be low. Thus the chip can be checked in circuit to determine if all pins are connected properly by toggling all pins one at a time (CLK0 last) and observing the effect on VSYNC. CLK0 must be toggled last because rising edges on CLK0 with either of the enabling memory data pins high or RESET low will exit **ICT mode**. As a side effect, ICT mode effectively Tri-states all pins except VSYNC.

Mode of Operation	RESET Pin	STNDBY/ Pin	PNLOFF/ Pin	Display Memory Access	Video Output
Reset	High	XXX	XXX		
Setup				No	Yes
Setup Test				No	Yes

CHIP ARCHITECTURE

The 65525 integrates five major internal modules:

Sequencer

The Sequencer generates all CPU and display memory timing. It controls CPU access of display memory by inserting cycles dedicated to CPU access. It also contains mask registers which can prevent writes to individual display memory planes.

CRT Controller

The CRT Controller generates all the sync and timing signals for the display and also generates the multiplexed row and column addresses used for both display refresh and CPU access of display memory.

Graphics Controller

The Graphics Controller interfaces the 8 or 16-bit CPU data bus to the 32-bit internal data bus used by the four planes (Maps) of display memory. It also latches and supplies display memory data to the Attribute Controller for use in refreshing the screen image. For text modes this data is supplied in parallel form (character generator data and attribute code); for graphics modes it is converted to serial form (one bit from each of four bytes form a single pixel). The Graphics Controller can also perform any one of several types of logical operations on data while reading it from or writing it to display memory or the CPU data bus.

Attribute Controller

The Attribute Controller generates the 4-bit-wide video data stream used to refresh the display. This is created in text modes from a font pattern and an attribute code which pass through a parallel to serial conversion. In graphics modes, the display memory contains the 4-bit pixel data. In text and 16 color graphic modes the 4-bit pixel data acts as an index into a set of 16 internal color look-up registers which generate a 6-bit color value. Two additional bits of color data are added to provide an 8-bit address to the VGA color palette. In 256-color modes, two 4-bit values may be passed through the color look-up registers and assembled into one 8-bit video data value. In high-resolution 256-color modes, an 8-bit video data value may be provided directly, bypassing the attribute controller color lookup registers. Text and cursor blink, underline and horizontal scrolling are also the responsibility of the Attribute Controller.

VGA Color Palette/DAC

The 65525 contains an industry standard VGAcompatible RAMDAC <u>on-chip</u> for support of analog-output CRT displays.

The on-board VGA color palette contains a pixel mask register, 256x18 color lookup table, and triple 6-bit DACs for driving analog CRTs directly. The 'LM339' comparator function is implemented internally to generate the SENSE signal. The analog reference for the internal DACs is also implemented on-chip.

CONFIGURATION SWITCHES

The 65525 can read up to eight configuration bits. These signals are sampled on memory address bus bits AA-7, pins 146-154, on the falling edge of RESET:

MC/ Pin 147	LB/ Pin 146	Functionality
Low	Low	PI Bus
Low	High	MC Bus
High	Low	Local Bus
High	High	ISA Bus

65525 Pin #	Signal	Active	Functionality
146	LB/	Low	Local Bus Select
147	MC/	Low	MC Bus Select
148	OSC/	Low	Oscillator Select
149	56M/	Low	56 MHz Reference
151	XCV/	Low	Transceiver Enable
152	PL/	Low	Pipeline Enable
153	CFG6	Low	User Defined
154	CFG7	Low	User Defined

The state of LB/ & MC/ on RESET determine EISA/ISA bus (default), MC bus, PI bus, or 386 SX CPU interface. OSC/ determines the pixel clock source as either clock chip (default) or external discrete oscillators. 56M/ determines whether memory timing comes from 50.350 MHz (default) or 56.644 MHz. XCV/ enables the VGARD signal to accommodate external transceivers. On the 65525, PL/ determines whether pipelining is enabled on the local bus. CFG6 and CFG7 (and CFG5 on the 65525) are currently reserved for future use. All eight bits are latched into an extension register on RESET so software may



determine the hardware configuration. Also, the reserved bits may optionally be used to read external switches or status bits (such as monitor sense bits from the VGA Analog Video connector). Pins 146-154 for the corresponding bits should be externally connected to 1.5K pulldown (or driven to the desired 0 or 1 level while RESET is high) in order to be clear on the falling edge of RESET. The 65525 implements pullup resistors on all these inputs, except .AA5-AA6 (pins 153 and 154).

VIRTUAL SWITCH REGISTER

The 65525 implements a 'virtual switch register'. In 'EGA' mode, the sense bit of the Feature control register (3C2 bit 4) may be set up to read a selected bit from the 'virtual switch register' (an extension register set up by BIOS at initialization time) instead of reading the state of the internal comparator output.

CLOCK SELECTION

The 65525 provides separate inputs for dot clock selections 0, 1, 2, and 3 (called CLK0, CLK1, CLK2, and CLK3) which are normally selected by Misc Output Register bits 2 and 3. By default, CLK0 and CLK1 are inputs which must be connected to 50.350 MHz and 28.322 MHz for implementation of standard VGA resolutions. The CLK0 input provides the memory clock (the CLK0 input is internally divided by two in the 65525 for the required 25.175 MHz dotclock). Alternately a 56.644 MHz memory clock can be provided on the CLK1 pin, with 50.35 MHz on CLK0 (both are internally divided by two). 50.35 MHz memory clock is used with 100ns DRAMs. 56.644 MHz memory clock is used with 80ns DRAMs. If desired, extended capabilities may be implemented, such as 800x600 sixteen-color graphics mode and 132-column text mode, by connecting a 40.000 MHz oscillator to CLK2. Interlaced 1024x768 16color mode can be implemented by connecting 44.9 MHz to the CLK3 input. The 65525 internally selects between these inputs so no additional circuitry is required.

Alternately, the CLK2 and CLK3 pins may be selected as outputs to provide Misc Output Register bits 2 and 3 externally to the chip. This allows clock selection to be implemented externally with 50.350 MHz on CLK0 or 56.644 MHz on CLK1. Either CLK0 or CLK1 may be selected as the memory clock (using the configuration option); the 65525 divides the clock by 2 as required to get the proper dot clock frequency. This allows an external clock synthesizer chip to be used which also allows

additional user-defined frequencies to be selected.

The 82C404A and 404B Programmable Clock Synthesizers were designed to be tightly coupled to the 65525 controller and provide all the requisite clock frequencies. The 82C404A is designed for use in 5V systems and the 82C404B is for use in 3.3V or mixed 3.3V/5V systems. Refer to the application schematic examples to see an interface schematic detailing the 82C404A/B interface to the 65525.

LIGHT PEN REGISTERS

In the CGA and Hercules modes, the contents of the Display Address counter are saved at the end of the frame before being reset. The saved value can be read in the CRT Controller Register space at indices 10h and 11h. This allows simulation of a light pen hit in CGA and Hercules modes.

BIOS ROM INTERFACE

In typical ISA bus applications, the 65525 is placed on the motherboard and the video BIOS is integrated with the system BIOS (in local bus, Micro Channel, and PI-bus-based systems, the video BIOS is always included in the system BIOS). A separate signal (ROMCS/) may be created external to the 65525 for implementing a separate external ROM BIOS.

Typically, an 8-bit BIOS is implemented with one external ROM chip. A 16-bit dedicated video BIOS ROM could be implemented with the 65525 if required using two BIOS ROM chips, an external PAL, and a 74LS244 buffer. However, a higherperformance and lower-cost video system will result from implementation of the video BIOS as either an 8-bit dedicated video BIOS ROM or as part of the system BIOS and having the video BIOS be copied into system RAM by the system BIOS on startup.

Chips and Technologies, Inc. supplies a video BIOS that is optimized for the 65525 hardware. The BIOS supports the extended functions of the 65525, such as switching between the flat panel and the CRT, SMARTMAPTM, Vertical Compensation, and palette load/save. The BIOS Modification Program (BMP) enables OEMs to tailor their feature set by programming the extended functions. CHIPS offers the BIOS as a standard production version, a customized version, or as source code.

FLEXIBLE ARCHITECTURE

The 65525's flexible architecture enables OEMs to differentiate their products with enhanced features. OEMs can design one VGA sub-system and implement a wide range of features by selecting the controller (i.e., the 65525), the video display memory configuration, and the panel type and resolution. A single VGA sub-system design can provide:

- Monochrome and color TFT LCD panels
- Lowest cost: use two 256Kx4 DRAMs (256 KBytes) for a minimum VGA subsystem
- Simultaneous LCD/CRT Display (use an optional 64Kx4 VRAM as a frame buffer)
- Lowest power consumption: use two 256Kx4 VRAMs plus 64Kx4 VRAM frame buffer / accelerator
- Higher Performance:

2 VRAMs (separate serial and parallel data ports increase performance over 2 DRAMs)

4 DRAMs (16-bit display memory data path increases performance relative to the 8-bit display memory data path of 2 DRAM implementations)

4 VRAMs (achieves both of the above advantages: separate 16-bit serial and 16-bit parallel display memory data paths results in the highest performance in the industry)

• 512 KBytes of Video Memory

Implemented via four 256Kx4 DRAMs, four 256Kx4 VRAMs, or two 512Kx8 DRAMs. Supports high-resolution flat panels (e.g., 1024x768)

Supports high-resolution 256-color modes (640x480 on panels or CRTs and interlaced 1024x768 on CRTs only)

The use of one VGA subsystem speeds product development and facilitates manufacturing, since only one design needs to be laid out and debugged, only one VGA BIOS needs to be customized, and only a minimum number of components need to be qualified and stocked.

PACKAGE


The 65525 is available in pin-compatible 160-pin plastic flat packs (PFPs).

APPLICATION SCHEMATIC EXAMPLES

Included in this document are application schematic examples of the following:

- Bus Interface 16-bit EISA/ISA Bus Bus Interface - 16-bit EISA/ISA Bus w/ Xcvrs Bus Interface - 8-bit PC/Chip (F8680) Bus Interface - 16-bit x86 SL PI Bus Bus Interface - 16-bit MC Bus Bus Interface - 16-bit 386 SX/DX Local Bus Bus Interface - 32-bit 486 SX/DX Local Bus
- Memory Interface 2 / 4 256Kx4 DRAMs Memory Interface - 2 256Kx4 VRAMs Memory Interface - 4 256Kx4 VRAMs Memory Interface - 2 256Kx8 VRAMs Memory Interface - 2 512Kx8 DRAMs
- 3. Video Interface 8/9/12/16-bit Panel Data
- 4. Clock Interface 82C404A/B Clock Chip







Pin Nan	ne]	Pin #	Dir	Drive	Pin Nan	ne		Pin #	Dir	Drive	Pin Name			Pin #	Dir	Drive
KHz	_		102	In	-	DTOEA/					2mA		FA6)		11		2mA
A0	<ble></ble>		30	In	-	DTOEB/			136		2mA		FA7)		12	I/O	
A1			31	In	-		D/(VGARE))	82		4mA		FD0)			I/O	
A2			32	In	-	ENAVE			69 72		8mA		FD1)			I/O	
A3 A4			33 34	In In	-		(P9)(R1) (P8)(R0)		73 74		4mA 4mA		FD2) FD3)		113	I/O I/O	
A4 A5			34 35	In	_	FLM	$(P\delta)(K0)$		74 79		4mA		AA9)		112	I/O	
AG A6			36	In	_	FRAS/	(DF)	(BLANK/)	75		4mA		BA9)			1/O	
A7			30 37	In	_		· · ·	(BLARK) R3)(PCLK)	71		4mA		404PD/)		109	1/O	
A8			38	In	_	FWE/		(PALRD/)	72		4mA		FA8)			I/O	
A9			39	In	-	GND	()	(/)	21	_	_	SCLK	,		135	Out	
A10			40	In	-	GND			50	-	_	SHFCLK			99	Out	4mA
A11			41	In	-	GND			59	-	-	STNDBY/			15	In	-
A12			42	In	-	GND			70	-	-	VCC			20	-	-
A13			43	In	-	GND			90	-	-	VCC			60	-	-
A14			44	In	-	GND			101	-	-	VCC			80	-	-
A15			45	In	-	GND			107	-	-	VCC			100	-	-
A16			46	In	-	GND			120	-	-	VCC			140	-	-
A17			47	In	-	GND			130	-	-	VREF			83 76	In	-
A18 A19			48 40	In	-	GND GND			141	_	-	VSYNC			76		16mA
A19 AA0	(CFG0)	(LB/)	49 146	In I/O	– 2mA	GND			150 160	_	_	WEA/ WEB/			144 137		2mA 2mA
AA0 AA1	(CFG0) (CFG1)	(MC/)	140	1/0 1/0	2mA 2mA	GREEN			88		n/a		CSEB/1	{Reserved}		Out	
AA1 AA2	(CFG1)	(OSC/)	147	1/O	2mA	HSYNC			77		16mA	(404PD/)	CSI'D/J	(Reserved)	See S		
AA3	(CFG3)	(56M/)	149	I/O	2mA	IOCS16/	[DS16/]	{Reserved}	16		8mA	(56M/)			See A		′
AA4	(CFG4)	(XCV/)	151	Ι/Ο	2mA	IORD/		{PCMD/}	22	In	-	(AA9)			See S	SBD4	
AA5	(CFG5)			I/O	2mA	IOWR/	[SETUP/]	(-)	23	In	_	(B0-3)			See 1		
AA6	(CFG6)		153	I/O	2mA	IREF	. ,		84	In	-	(BA9)	``		See See		
AA7	(CFG7)		154	I/O	2mA	IRQ	[IRQ/]	{IRQ}	17	Out	8mA	(BLANK/ (CFG0-7))		See 1 See A		
AA8			155	I/O	2mA	LP			78		4mA	(CLKIN)			See (
ACDCL			81		4mA	MAD0	(TSENA0	· · · · · · · · · · · · · · · · · · ·		I/O	2mA	(CLKSEL	0)		See (
) [ADL/]	{PSTART/}			2mA	MAD1	(ICTENA)	0/)	157	I/O	2mA	(CLKSEL	1)		See (
AEN	[MIO/]	{PMIO/}	28	In	-	MAD2			158	I/O	2mA	(DE)			See 1		
AGND			85 97	_	-	MAD3	(C A DO)		159	I/O	2mA	(FA0-7) (FA8)			See See S		
AVCC BLUE			87 86		– n/a	MAD4 MAD5	(SAD0) (SAD1)		1 2	I/O I/O	2mA 2mA	(FD0-3)			See S		
BA0			134	I/O	2mA	MAD5 MAD6	(SAD1) (SAD2)		3	1/O	2mA	(G0-3)			See I		
BA1			133	I/O	2mA	MAD7	(SAD2)		4	I/O	2mA	(ICTENA)			See M		
BA2			132	Ι/Ο	2mA	MBD0	(TSENA1	\square	124	Ι/Ο	2mA	(ICTENA) (L0-7)	l/)		See I See I		1
BA3				I/O	2mA	MBD1	(ICTENA	,	123		2mA	(LO-7) (LB/)			See A		
BA4			129	I/O	2mA	MBD2		, ,	122	I/O	2mA	(MCLK)			See ()
BA5			128	I/O	2mA	MBD3			121	I/O	2mA	(MC/)			See A		
BA6			127	I/O	2mA	MBD4	(SBD0)			I/O	2mA	(OSC/)			See A		
BA7			126	I/O		MBD5	(SBD1)		118		2mA	(P8) (P9)			See 1 See		
BA8	(DIF)				2mA	MBD6	(SBD2)				2mA	(P10)			See 1		
BHE/	[BHE/]	{BHE/}	26		-	MBD7	(SBD3)				2mA	(P11)					E/-FSC
CASA/					4mA 4mA	MEMR/ MEMW/	[51/]	{RD/}	24 25	In	-						
CASB/ CLK0	(MCLK)		138 103	In	4111A -	P0	(U3) (U7	$(\mathbf{B}0)$	25 98	In	- 4mA						
CLK0 CLK1	(CLKIN)		103	In	_	P1	(U2) $(U7)$		90 97		4mA	(R0-3)			See (DQ 1	1)
CLK1 CLK2	(CLKIN)	0)	104		2mA	P2	(U1) (U5	/ 、 /	96		4mA	(SAD0-3)			See (
CLK3	(CLKSEL		106		2mA	P3	(U0) (U4		95		4mA	(SBD0-3)			See M		
D0	(- /	51		4mA	P4	(L3) $(L7)$	/ / /	94		4mA	, ,					
DI			52		4mA	P5	(L2) $(L6)$		93		4mA	(TSENA0			See N		
D2			53		4mA	P6	(L1) (L5)	· · ·	92		4mA	(TSENA1)	()		See I		5
D3			54	I/O	4mA	P7	(L0) (L4)		91	Out	4mA	(U0-7) (VGARD)			See I See I		J_{XX}
D4			55		4mA	PNLOFF	7/		14	In	-	(XCV/)			See A		· AA/
D5			56		4mA	RED			89		n/a	,					
D6			57		4mA	RASA/			142		4mA			$\Gamma/\} < ADS/>$	See H		EN/
D7			58		4mA	RASB/	IDDV2		139		4mA			<bhe></bhe>	See I		
D8			61		4mA	RDY	[RDY]	{PRDY/}	18		8mA	[CMD/] { [CSFB/] {		<CCLK>	See I See (
D9			62 62		4mA	RESET			13 27	In In	-			$\langle DISA \rangle >$	See 1		
D10 D11			63 64		4mA 4mA	RFSH/ SAD0	[DISA/] (FA0)	{DISA/}	27 5	In I/O							
D11 D12			64 65		4mA 4mA	SAD0 SAD1	(FA0) (FA1)		5 6	1/O I/O	2mA 2mA	[IRQ/] {	IRQ}	<irq></irq>	See 1	RQ	
D12 D13			66		4mA	SAD1 SAD2	(FA1) (FA2)		7	1/O	2mA 2mA			<mio></mio>	See A		
D13 D14			67		4mA	SAD2 SAD3	(FA3)		8	I/O	2mA			<rdy></rdy> /} <vgacs :<="" td=""><td>See F</td><td></td><td>w/</td></vgacs>	See F		w/
D15			6 8		4mA	SAD4	(FA4)		9	Ι/Ο	2mA		RD/}	< RD />	See 1		
						SAD5	(FA5)		10			[SETUP/]	ر ·	<ldev></ldev>	See		
L						L	,										

System Bus Interface

Pin #	Pin Name		Туре	Active	Description
51	D0		I/O	High	System Data Bus
52	D1		I/O	High	
53	D2		I/O	High	
54	D3		I/O	High	
55 56	D4 D5		I/O I/O	High	
50 57	D3 D6		I/O I/O	High High	
58	D0 D7		I/O I/O	High	
61	D8		I/O I/O	High	
62	D9		Ī/O	High	
63	D10		Ī/Ō	High	
64	D11		I/O	High	
65	D12		I/O	High	
66	D13		I/O	High	
67	D14		I/O	High	
68	D15		I/O	High	
30	A0	<ble></ble>	In	High	System Address Bus
31	A1		In	High	
32	A2		In	High	A0 is connected to BLE/ (Byte Low Enable) in 386 SX
33	A3		In	High	local bus interfaces or to BE0/ in 386 DX local bus
34	A4		In	High	interfaces.
35	A5		In	High	
36	A6		In	High	
37	A7		In	High	
38	A8		In In	High	
39 40	A9 A10		In	High High	
40 41	A10 A11		In	High	
42	A12		In	High	
43	A13		In	High	
44	A14		In	High	
45	A15		In	High	
46	A16		In	High	
47	A17		In	High	When the 65525 is in Linear Addressing mode this
48	A18		In	High	input serves as an active high chip select. This signal
49	A19	(VGAHI)	In	High	should be generated by an external address decode.
13	RESET		In	High	Reset. Connect directly to the bus reset signal. For
					local bus, this input is used to synchronize the clock.
27	RFSH/ [D	ISA/]	In	Low	This pin is an active low signal indicating a Refresh
	{D	∙ISA/}	In	Low	cycle for the EISA/ISA bus. In MC, PI, and local bus
	<d< td=""><td>DISA/></td><td>In</td><td>Low</td><td>systems, it is connected to the disable signal from</td></d<>	DISA/>	In	Low	systems, it is connected to the disable signal from
					system port 102h (or tied high). When this pin is low,
					display memory is not accessible.

Note: Pin names in parentheses (...) indicate alternate functions Pin names in brackets [...] indicate MC bus functionality if different from EISA/ISA (PC/AT) bus Pin names in brackets <...> indicate Local Bus functionality if different from EISA/ISA (PC/AT) bus Pin names in braces {...} indicate PI bus functionality if different from EISA/ISA (PC/AT) bus

System Bus Interface (continued)

Pin #	Pin Name	Туре	Active	Description
26	BHE/ [BHE/] {BHE/} <bhe be1="" or=""></bhe>	In In In	Low Low Low	Byte High Enable. BHE/ low indicates the high order byte at the current word address is being accessed. Connected to BE1/ in 386 DX local bus interfaces.
28	AEN [MIO/] {PMIO/} <mio></mio>	In In In	Both Both Both	In EISA/ISA interface, defines valid I/O address: $0 =$ valid I/O address, 1 = Invalid I/O address (latched internally). In MC, PI, and local bus interfaces, indicates memory or I/O cycle: 1 = memory, $0 =$ I/O.
29	ACTIND [ADL/] {PSTART/} <ads></ads>	Out In In In	High Low Low Low	Start input (PI bus), Address Latch input (MC Bus), Address Strobe input (local bus), or Early Memory R/W Indicator <u>output</u> (EISA/ISA Bus). Indicates the start of a bus cycle in MC, PI, and local bus interfaces.
	<ermen></ermen>	Out	Low	ACTIND is driven high every time a valid VGA memory read/write operation or VGA I/O read/write operation is executed by the CPU. This signal may be used by the power management circuitry to put the 65525 in Panel Off or STANDBY power down modes.
				In ISA/EISA bus interfaces, when the CPU executes a memory read or write cycle in text mode, this pin is an output which goes low two MCLK cycles prior to the fall of display memory RAS/ and stays active until RAS/ is asserted. It is driven high in graphics mode and during all display refresh accesses.
24	MEMR/ [S1/] {RD/} <rd></rd>	In In In	Low Low Low	In the EISA/ISA bus, indicates a Memory Read cycle. In MC interface, indicates Status 1. In the PI and local bus, indicates read (low) or write (high) bus cycle.
25	MEMW/ [S0/] {VGACS/} <vgacs></vgacs>	In In In	Low Low Low	In the EISA/ISA bus, indicates a Memory Write cycle. In the MC bus, indicates Status 0. In PI and local bus it's used to select the VGA memory space.
				$\begin{array}{c ccc} \underline{S1} & \underline{S0} & \underline{Operation} \\ 0 & 0 & Undefined \\ 0 & 1 & Read \\ 1 & 0 & Write \\ 1 & 1 & Undefined \end{array}$

Note: Pin names in parentheses (...) indicate alternate functions Pin names in brackets [...] indicate MC bus functionality if different from EISA/ISA (PC/AT) bus Pin names in brackets <...> indicate Local Bus functionality if different from EISA/ISA (PC/AT) bus Pin names in braces {...} indicate PI bus functionality if different from EISA/ISA (PC/AT) bus

System Bus Interface (continued)

Pin #	Pin Name	Туре	Active	Description
22	IORD/ [CMD/] {PCMD/} <cclk></cclk>	In In	Low In High	In EISA/ISA bus interfaces, indicates an I/O Read Cyva le. In MC and PI bus interfaces, indicates the beginning of a command part of a bus cycle (driven off CMD/ on the MC bus, VGACMD/ on CHIPS/250). In local bus interfaces, connects to the 2X CPU clock (the local bus interface is synchronous to rising edges).
23	IOWR/ [SETUP/] {Reserved} <ldev></ldev>	In	In Low Out	In EISA/ISA bus interfaces, this pin is an <u>input</u> used to initiate an I/O Write Cycle. In MC bus systems, it is an <u>input</u> used to disable all on-chip memory and I/O functions. In PI bus systems, this pin is an <u>input</u> which should be tied high. In local bus interfaces, this pin is an <u>open drain output</u> which, when active, indicates the decode of a local bus display memory address.
18	RDY [RDY] {PRDY/} <rdy></rdy>	Out Out Out	High Low Low	Ready. Driven low during <u>EISA/ISA</u> and <u>MC</u> bus cycles to indicate that the current cycle should be <u>extended with wait states</u> . Driven low during <u>PI bus</u> and <u>local bus</u> cycles to indicate the current cycle should be <u>completed</u> . This signal is driven high at the end of the cycle, then tristated.
19	ZWS/ [CSFB/] {Reserved} <na></na>	Out Out Out	Low Low Low	Zero Wait State (EISA/ISA bus) or Card Select Feedback (MC, PI, and local bus). In PI bus systems, this pin is typically not defined and should be left open. In local bus systems, this pin is used to drive the CPU NA/ input to allow pipeline mode.
16	IOCS16/ [DS16/] {Reserved} <bs16></bs16>	Out Out Out	Low Low Low	I/O Select 16 (EISA/ISA bus) or Device Select 16 (MC and PI bus) or Bus Size 16 (Local Bus). In PI bus and 386SX local bus interfaces, this pin may not be required and, if not, may be left open.
17	IRQ [IRQ/] {IRQ} <irq></irq>	Out Out Out Out	High Low High Low	Frame Interrupt Output. Interrupt polarity is program- mable. Set when interrupt on VSYNC is enabled. Cleared by reprogramming register 11h in the CRT Controller. (EISA/ISA and PI bus interrupts are active high, MC and local bus interrupts are active low). See also XR14 bit–7.

Note: Pin names in parentheses (...) indicate alternate functions Pin names in brackets [...] indicate MC bus functionality if different from EISA/ISA (PC/AT) bus Pin names in brackets <...> indicate Local Bus functionality if different from EISA/ISA (PC/AT) bus Pin names in braces {...} indicate PI bus functionality if different from EISA/ISA (PC/AT) bus



Display Memory Interface

Pin #	Pin Name	Туре	Active	Description
146 147 148 149 151 152 153 154 155	AA0 (LB/) (CFG0) AA1 (MC/) (CFG1) AA2 (OSC/) (CFG2) AA3 (56M/) (CFG3) AA4 (XCV/) (CFG4) AA5 (PL/) (CFG5) AA6 (CFG7) AA8	Out Out Out Out Out Out Out	High High High High High High High High	DRAM address bus for planes 0-1 AA0-7 are sampled on the falling edge of RESET and loaded into configuration register XR01: Bits 0-1 determine bus interface control pin functions, bit-2 determines CLK2-3 pin direction, bit-3 determines the internal clock divide scheme, and bit-4 determines whether ENAVEE/ becomes VGARD. Bit-5 deter- mines whether pipelined mode of operation is enabled for x86 local bus operation. Bits 6-7 have no direct hardware function and are reserved for future use.
134 133 132 131 129 128 127 126 125	BA0 BA1 BA2 BA3 BA4 BA5 BA6 BA7 BA8	Out Out Out Out Out Out Out Out	High High High High High High High High	DRAM address bus for planes 2-3
142	RASA/	Out	Low	Row address strobe for memory planes 0-1
139	RASB/	Out	Low	Row address strobe for memory planes 2-3
143	CASA/	Out	Low	Column address strobe for planes 0-1
138	CASB/	Out	Low	Column address strobe for planes 2-3
144	WEA/	Out	Low	Write enable for memory planes 0-1
137	WEB/	Out	Low	Write enable for memory planes 2-3
135	SCLK	Out	High	VRAM shift clock
145	DTOEA/	Out	Low	VRAM data transfer output enable for planes 0-1
136	DTOEB/	Out	Low	VRAM data transfer output enable for planes 2-3

Pin Descriptions

PIN DESCRIPTIONS

Display Memory Interface (continued)

Pin #	Pin Nam	e	Туре	Active	Description
156 157 158	MAD0 MAD1 MAD2	(TSENA0/) (ICTENA0/)	I/O I/O I/O	High High High	Display memory data bus for planes 0 and 1 All modes: $0-3 = parallel data$
159	MAD2 MAD3		I/O	High	2-DRAM mode: $\hat{4}$ -7 = not connected
1	MAD4	(SAD0)	I/O	High	2-VRAM mode: $4-7 = \text{serial data}$
2 3	MAD5 MAD6	(SAD1) (SAD2)	I/O I/O	High High	4-RAM mode: $4-7 =$ parallel data
4	MAD0 MAD7	(SAD2) (SAD3)	I/O I/O	High	
5	SAD0	(FA0)	I/O	High	4-VRAM mode: Serial data for planes 0-1
6 7	SAD1 SAD2	(FA1) (FA2)	I/O I/O	High High	All other modes: Frame buffer address
8	SAD2 SAD3	(FA3)	I/O I/O	High	
9	SAD4	(FA4)	Ī/O	High	
10	SAD5	(FA5)	I/O	High	
11	SAD6	(FA6)	I/O	High	
12	SAD7	(FA7)	I/O	High	
124	MBD0	(TSENA1/)	I/O	High	Display memory data bus for planes 2 and 3
123	MBD1	(ICTENA1/)	I/O	High	
122	MBD2		I/O	High	All modes: $0.3 =$ parallel data
121 119	MBD3 MBD4	(SBD0)	I/O I/O	High High	2-DRAM mode: $4-7 = $ not connected 2-VRAM mode: $4-7 = $ serial data
119	MBD4 MBD5	(SBD0) (SBD1)	I/O I/O	High	4-RAM mode: 4 -7 = parallel data
117	MBD6	(SBD2)	I/O	High	
116	MBD7	(SBD3)	I/O	High	
115	SBD0	(FD0)	I/O	High	4-VRAM mode: Serial data for planes 2-3
114	SBD1	(FD1)	I/O	High	All other modes: Frame buffer address
113	SBD2	(FD2)	I/O	High	
$\begin{array}{c} 112\\111\end{array}$	SBD3 SBD4	(FD3)	I/O I/O	High	
111	SBD4 SBD5	(AA9) (BA9)	I/O I/O	High High	
109	SBD5 SBD6	(404PD/)	I/O I/O	High	404PD/ is the powerdown input to the 82C404, to be
108	SBD7	(FA8)	I/O	High	connected to the 82C404 PWRDN/ pin.

If <u>ICTENA0/ and ICTENA1/ are low</u> with <u>RESET high</u>, a <u>rising edge on CLK0</u> will put the chip into <u>In Circuit</u> <u>Test</u>' mode. In ICT mode, all digital signal pins become inputs which are part of a long path starting at BLANK/ (pin 75) and proceeding to lower pin numbers around the chip to pin 1 then to pin 160 and ending at VSYNC (pin 76). If all pins in the path are high, the VSYNC output will be high. If any pin is low, the VSYNC output will be low. Thus the chip can be checked in circuit to determine if all pins are connected properly by toggling all pins one at a time (CLK0 last) and observing the effect on VSYNC. CLK0 must be toggled last because rising edges on CLK0 with ICTENA0/ or 1/ high or RESET low will <u>exit ICT mode</u>. As a side effect, ICT mode effectively 3-states all pins except VSYNC.

If <u>TSENA0/ and TSENA1/ are low</u> with <u>RESET high</u>, a <u>rising edge on CLK0</u> will <u>3-state all pins</u>. A CLK0 rising edge without the enabling conditions exits 3-state.

Frame Buffer and CRT Video Interface

Pin #	Pin Nam	e	Туре	Active	Description
71	FSC (FSOE/)	(P11)	Out	High	Frame Buffer Shift Clock / Serial Output Enable (connected to both SC and SOE/ pins of the VRAM). May also be programmed as P11 for color panels.
75	FRAS/	(DE) (BLANK/)	Out	Both	Frame Buffer Row Address Strobe. With the frame buffer disabled, this pin may also be redefined as a Display Enable or BLANK/ signal (see XR28 bit-1).
73	FCAS/	(P9)	Out	Low	Frame Buffer Column Address Strobe. May also be programmed as P9 for color panels.
72	FWE/	(P10)	Out	Low	Frame Buffer Write Enable. May also be programmed as P10 for color panels.
74	FDTOE/	(P8)	I/O	High	Frame Buffer Data Transfer / Output Enable (output). May also be programmed as P8 for color panels.
77	HSYNC		Out	Both	CRT Horizontal Sync (polarity is programmable)
76	VSYNC		Out	Both	CRT Vertical Sync (polarity is programmable)
89 88 86	RED GREEN BLUE		Out Out Out	High High High	CRT Analog Video Outputs from the internal color palette DAC.
84 83	IREF VREF		In In	n/a n/a	Current and Voltage Reference pins for the internal color palette DAC.

Flat Panel Interface

Pin #	Pin Name		Туре	Active	Description
91 92 93	P7 (L0) P6 (L1) P5 (L2)	(L4) (L5) (L6)	Out Out Out	High High High	8-bit flat panel data output. Alternately, can be programmed to output CRT video data to bypass the internal RAMDAC (simultaneous display on CRT and
94 95 96 97 98	P4 (L3) P3 (U0) P2 (U1) P1 (U2) P0 (U3)	(L7) (U4) (U5) (U6) (U7)	Out Out Out Out Out	High High High High High	flat panels is <u>not possible</u> in this configuration). (see also P8 for 8-level VAM color panels) (see also P8-11 for 16-level VAM color panels)
79	FLM	(07)	Out	High	First Line Marker. Flat Panel equivalent of VSYNC.
78	LP		Out	High	Latch Pulse. Flat Panel equivalent of HSYNC.
99	SHFCLK		Out	High	Shift Clock. Pixel clock for flat panel data. In 16bit/pixel mode, the rising edge may be used externally to latch the 'upper' data byte and the following falling edge used to transfer the 'lower' byte (for panels with 16-bit data interface).
81	ACDCLK		Out	High	ACD Clock for flat panels (control signal for AC drive)
14	PNLOFF/		In	Low	Panel Off. Can be programmed (via XR52) to perform various power-down functions.
15	STNDBY/		In	Low	Standby. Power saving control to place the chip into power-saving mode.
82	ENAVDD/	(VGARD)	Out	Low	Power sequencing control for the panel driver electronics voltage VDD.
					May also be configured (by connecting a 1.5K pulldown resistor to configuration bit-4, XCV/) to be a data transceiver direction control. If configured as VGARD, this pin is driven low during RESET (a low level output indicates data is being written to the chip, high indicates data is being read from the chip). The low bus data transceiver is enabled by A0 and the high bus transceiver is enabled by BHE/. In a typical laptop / notebook computer, the 65525 data bus drive is sufficient to drive the bus directly. Therefore, a transceiver direction control is typically not needed and this pin may be used for panel power sequencing control (or left unconnected).
69	ENAVEE/		Out	Low	Power sequencing control for the panel LCD bias voltage VEE.

Clock, Power, and Ground

Pin #	Pin Na	me		Туре	Active
103	CLK0	(MCLK)	In	High	Description If oscillator configuration is enabled, CLK0, CLK1, CLK2, and CLK3 are inputs. One of the four is select-
		. ,		-	ed as the input dotclock per Misc Output Register
104	CLK1	(MCLK/CLKIN)	In	High	(3C2h) bits 2 and 3. Memory clock may be selected from either CLK0 or CLK1 (see pin AD3 and configu-
105	CLK2	(CLKSEL0)	I/O	High	ration register XR01); if CLK0 is selected as MCLK, 50.35 MHz is used (CLK1 is 28.322); if CLK1 is
106	CLK3	(CLKSEL1)	I/O	High	selected as MCLK, 56.644 MHz is used (CLK0 is 25.175).
					If clock chip configuration external clock selection is enabled (default) (see pin AA2 and configuration register XR01), CLK1 becomes the input dotclock for all pixel clock frequencies and CLK2-3 become clock select outputs driven by Misc Output Register (3C2h) bits 2 and 3. In this mode, the CLK0 pin is always used for memory timing (MCLK).
102	KHz		In	High	32.768 KHz. This input controls the delay for the panel power sequencing (T_{PO}), and is required to produce the flat panel control signals. It is also used to perform CAS-Before-RAS (CBR) refresh cycles during power-down mode (see XR52 bit-6). Alternately, the chip can be programmed to support self refresh DRAMs.
20 60 80 100 <u>140</u>	VCC VCC VCC VCC VCC	VCC is specified as 5V or 3.3V for the 65525	VCC VCC VCC VCC VCC	 	Power (Internal Logic) Pins affected: n/a Power (Bus Interface) Pins affected: 13-19, 22-68 Power (Display Intfc) Pins affected: 69-99, 112-115 Power (Internal Logic) Pins affected: 100-111 Power (Memory Intfc) Pins affected: 1-12, 116-160
					Ground
21 50	GND GND		GND GND		
59	GND		GND		
70	GND		GND		
90 101	GND GND		GND GND		
101	GND		GND		
120	GND		GND		
130	GND		GND		
141	GND		GND		
150 - 160	GND GND		GND GND		
87 	AVCC AGND		VCC GND		Analog Power pin for internal RAMDAC Analog Ground pin for internal RAMDAC

I/O Map

Port Addres		Write
102	Global Enable (ISA/MC)	Global Enable (ISA/MC)
3B0	Reserved for MDA/Hercules	Reserved for MDA/Hercules
<u>3B0</u> 3B1	Reserved for MDA/Hercules	Reserved for MDA/Hercules Mono
3B1 3B2	Reserved for MDA/Hercules	Reserved for MDA/Hercules Mode
3B2 3B3	Reserved for MDA/Hercules	Reserved for MDA/Hercules
3B4	CRTC Index	CRTC Index
3B5	CRTC Data	CRTC Data
3B6	Reserved for MDA/Hercules	Reserved for MDA/Hercules
B7	Reserved for MDA/Hercules	Reserved for MDA/Hercules
3B8	Hercules Mode Register (MODE)	Hercules Mode Register (MODE)
B9		Set Light Pen FF (ignored)
BA	Status Register (STAT)	Feature Control Register (FCR)
BBB		Clear Light Pen FF (ignored)
BC		elear Eight Fell FF (Igholed)
BD	Reserved for s	ystem parallel port
BE		
BBF	Hercules Configuration Register (HCFG)	Hercules Configuration Register (HCFG)
3C0	Attribute Controller Index / Data	Attribute Controller Index / Data
<u>BC0</u> BC1	Attribute Controller Index / Data	Attribute Controller Index / Data
3C2	Feature Read Register (FCR)	Miscellaneous Output Register (MSR)
C_2	Video Subsystem Enable (VSE)(MC/PI/LB)	Video Subsystem Enable (VSE)(MC/DI/
6C3	Sequencer Index	Sequencer Index
8C5	Sequencer Data	Sequencer Data
C6, 83C6	Color Palette Mask	Color Palette Mask
8C0, 83C0 8C7, 83C7	Color Palette State	Color Palette Read Mode Index
3C8, 83C8	Color Palette Write Mode Index	Color Palette Write Mode Index
3C9, 83C9	Color Palette Data	Color Palette Data
BC9, 85C9	Feature Read Register (FEAT)	
BCA BCB	reature Read Register (FEAT)	
BCD BCC	 Miscellaneous Output Register (MSR)	
CD	Miscenaneous Output Register (MSR)	
CE	 Graphics Controller Index	Graphics Controller Index
BCE BCF	Graphics Controller Data	Graphics Controller Data
СГ	Graphics Controller Data	Graphics Controller Data
D0		
D1		Color
D2		Mode
D3		
5D4	CRTC Index	CRTC Index
D5	CRTC Data	CRTC Data
3D6	CHIPS TM Extensions Index	CHIPS TM Extensions Index
5D7	CHIPS TM Extensions Data	CHIPS TM Extensions Data
5D8	CGA Mode Register (MODE)	CGA Mode Register (MODE)
3D9	CGA Color Register (COLOR)	CGA Color Register (COLOR)
DA	Status Register (STAT)	Feature Control Register (FCR)
BDB		Clear Light Pen FF (ignored)
BDC		Set Light Pen FF (ignored)
46E8		Setup Control (ISA bus only)

REGISTER SUMMARY - CGA, MDA, AND HERCULES

Desister	Desistan Nome	D:4~	Assaul	O Dant MDA/IIan	I/O Dant CCA	Commont
<u>Register</u>	<u>Register Name</u>	<u>Bits</u>	-	<u>O Port - MDA/Hero</u>		<u>Comment</u>
ST00 (STAT)	Display Status	1	R	3BA	3DA	
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB (ignored)	3DB (ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9 (ignored)	3DC (ignored)	ref only: no light pen
MODE	CGA/MDA/Hercules Mode Contro	7	RW	3B8	3D8	
COLOR	CGA Color Select	6	RW	n/a	3D9	
HCFG	Hercules Configuration	2	W	3BF	n/a	
			R	3D6-3D7 index 14	n/a	XR14
RX, R0-11	'6845' Registers	0-8	RW	3B4-3B5	3D4-3D5	
XRX, XR0-7F	Extension Registers	0-8	RW	3D6-3D7	3D6-3D7	

REGISTER SUMMARY - EGA

<u>Register</u>	<u>Register Name</u>	<u>Bits</u>	<u>Access</u>	I/O Port - Mono	I/O Port - Color	<u>Comment</u>
MSR	Miscellaneous Output	7	W	3C2	3C2	
FCR	Feature Control	3	W	3BA	3DA	
ST00 (FEAT)	Feature Read (Input Status 0)	4	R	3C2	3C2	
ST01 (STAT)	Display Status (Input Status 1)	7	R	3BA	3DA	
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB (ignored)	3DB (ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9 (ignored)	3DC (ignored)	ref only: no light pen
SRX, SR0-7	Sequencer	0-8	RW	3C4-3C5	3C4-3C5	
CRX, CR0-3F	CRT Controller	0-8	RW	3B4-3B5	3D4-3D5	
GRX, GR0-8	Graphics Controller	0-8	RW	3CE-3CF	3CE-3CF	
ARX, AR0-14	Attributes Controller	0-8	RW	3C0-3C1	3C0-3C1	
XRX, XR0-7F	Extension Registers	0-8	RW	3D6-3D7	3D6-3D7	

REGISTER SUMMARY - VGA

Register	Register Name	Bits	Access	I/O Port - Mono	I/O Port - Color	Comment
VSE	Video Subsystem Enable	1				Disabled by XR70 bit-6
SETUP	Setup Control	2	W	46E8 if ISA	46E8 if ISA	Disabled by XR70 bit-7
ENABLE	Global Enable	1	RW	102 if ISA/MC	102 if ISA/MC	-
ENABLE	Giobal Ellable		K W	102 II ISA/IviC	102 II ISA/MC	Setup Only
MSR	Miscellaneous Output	7	W	3C2	3C2	
			R	3CC	3CC	
FCR	Feature Control	3	W	3BA	3DA	
1 011		U	R	3CA	3CA	
STOO (FEAT)	Feature Read (Input Status 0)		R	3C2	3C2	
ST01 (STAT)	Display Status (Input Status 1)	6	R	3BA	3DA	
CLPEN	Clear Light Pen Flip Flop	0	W(n/a)	3BB (ignored)	3DB (ignored)	ref only: no light pen
SLPEN	Set Light Pen Flip Flop	0	W(n/a)	3B9 (ignored)	3DC (ignored)	ref only: no light pen
DACMASK	Color Palette Pixel Mask	8	RW	3C6, 83C6	3C6, 83C6	
DACSTATE	Color Palette State	2	R	3C7, 83C7	3C7, 83C7	
DACRX	Color Palette Read-Mode Index	8	W	3C7, 83C7	3C7, 83C7	
DACWX	Color Palette Write-Mode Index		RW	3C8, 83C8	3C8, 83C8	
DACDATA		3x6 or 3x8		3C9, 83C9	3C9, 83C9	
				,	*	
SRX, SR0-7	Sequencer	0-8	RW	3C4-3C5	3C4-3C5	
CRX, CR0-3F	CRT Controller	0-8	RW	3B4-3B5	3D4-3D5	
GRX, GR0-8	Graphics Controller	0-8	RW	3CE-3CF	3CE-3CF	
ARX, AR0-14	Attributes Controller	0-8	RW	3C0-3C1	3C0-3C1	
XRX, XR0-7F	Extension Registers	0-8	RW	3D6-3D7	3D6-3D7	



REGISTER SUMMARY - INDEXED REGISTERS

Register	<u>Register Name</u>	<u>Bits</u>	Register Type	Access (VGA)	Access (EGA)	I/O Port
SRX	Sequencer Index	3	VGA/EGA	RW	RW	3C4
SR0	Reset	2	VGA/EGA	RW	RW	3C5
SR1	Clocking Mode	6	VGA/EGA	RW	RW	3C5
SR2	Plane Mask	4	VGA/EGA	RW	RW	3C5
SR3	Character Map Select	6	VGA/EGA	RW	RW	3C5
SR4	Memory Mode	3	VGA/EGA	RW	RW	3C5
SR7	Reset Horizontal Character Counter	0	VGA	W	n/a	3C5
CRX	CRTC Index	6	VGA/EGA	RW	RW	3B4 Mono, 3D4 Color
CR0	Horizontal Total	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR1	Horizontal Display End	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color 3B5 Mono, 3D5 Color
CR2	Horizontal Blanking Start	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR3	Horizontal Blanking End	5+2+1	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR4	Horizontal Retrace Start	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR5	Horizontal Retrace End	5+2+1	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR6	Vertical Total	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR7	Overflow	5	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR8	Preset Row Scan	5+2	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR9	Character Cell Height	5+3	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CRA	Cursor Start	5+1	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CRB	Cursor End	5+2	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CRC	Start Address High	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CRD	Start Address Low	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CRE	Cursor Location High	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CRF	Cursor Location Low	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
LPENH	Light Pen High	8	VGA/EGA	R	R	3B5 Mono, 3D5 Color
LPENL	Light Pen Low	8	VGA/EGA	R	R	3B5 Mono, 3D5 Color
CR10	Vertical Retrace Start	8	VGA/EGA	RW	W	3B5 Mono, 3D5 Color
CR11	Vertical Retrace End	4+4	VGA/EGA	RW	W	3B5 Mono, 3D5 Color
CR12	Vertical Display End	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR13	Offset	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR14	Underline Row Scan	5+2	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR15	Vertical Blanking Start	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR16	Vertical Blanking End	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR17	CRT Mode Control	7	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR18	Line Compare	8	VGA/EGA	RW	RW	3B5 Mono, 3D5 Color
CR22	Graphics Controller Data Latches	8	VGA	R	n/a	3B5 Mono, 3D5 Color
CR24	Attribute Controller Index/Data Latcl	1	VGA	R	n/a	3B5 Mono, 3D5 Color
CR3x	Clear Vertical Display Enable FF	0	VGA	W	n/a	3B5 Mono, 3D5 Color
GRX	Graphics Controller Index	4	VGA/EGA	RW	RW	3CE
GR0	Set/Reset	4	VGA/EGA	RW	RW	3CF
GR1	Enable Set/Reset	4	VGA/EGA	RW	RW	3CF
GR2	Color Compare	4	VGA/EGA	RW	RW	3CF
GR3	Data Rotate	5	VGA/EGA	RW	RW	3CF
GR4	Read Map Select	2	VGA/EGA	RW	RW	3CF
GR5	Mode	6	VGA/EGA	RW	RW	3CF
GR6	Miscellaneous	4	VGA/EGA	RW	RW	3CF
GR7	Color Don't Care	4	VGA/EGA	RW	RW	3CF
GR8	Bit Mask	8	VGA/EGA	RW	RW	3CF
ARX	Attribute Controller Index	6	VGA/EGA	RW	RW	3C0 (3C1)
AR0-F	Internal Palette Regs 0-15	6	VGA/EGA	RW	RW	3C0 (3C1)
AR10	Mode Control	7	VGA/EGA	RW	RW	3C0 (3C1)
AR11	Overscan Color	6	VGA/EGA	RW	RW	3C0 (3C1)
AR12	Color Plane Enable	6	VGA/EGA	RW	RW	3C0 (3C1)
AR13	Horizontal Pixel Panning	4	VGA/EGA	RW	RW	3C0 (3C1) 3C0 (2C1)
AR14	Color Select	4	VGA	RW	n/a	3C0 (3C1)



EXTENSION REGISTER SUMMARY:

EXT	ENSION REGISTER SUMMA	RY	:				С	hips	' VG	A Pr	oduc	et Fa	mily	
Reg	Register Name	Bits	Access	s Port	Reset	450		-	<u>453</u>				-	65530
	Extension Index Register	7	R/W	3B6/3D6	- X X X X X X X	<u>100</u> ✓	<u>∎</u>	<u>∎</u>	✓ <u>100</u>	<u>∎ 100</u>	<u>∎</u>	<u>∎</u>	<u>₀</u>	<u>↓ 00000</u>
	-					•	•	•	•	•	•	•	•	
	Chip Version (520: v=7, 530: v=8)		R/O	3B7/3D7	vvvvrrrr	1	1	1	1	1	1	1	1	1
XR01	0	8	R/O	3B7/3D7	d d d d d d d d	~	~	~	~	~	~	~	~	1
	CPU Interface Control	8	R/W	3B7/3D7	000000000	1	~	~	✓	1	1	~	1	1
	-reserved- (ROM Interface)			3B7/3D7		·	~	~	~	•	•	~	÷	•
	Memory Control	8	R/W	3B7/3D7	000000000	~	~	~	·	1	1	~	1	1
	-reserved- (Clock Control)			3B7/3D7		•		~	~		•	~	÷	•
	Color Palette Control (DRAM Intfc)	8	R/W	3B7/3D7	000000000	•	•	1	•	•	•	•	1	1
	-reserved-			3B7/3D7		•	•	•	•	•	•	•	•	•
	-reserved- (Gen Purp Output Select B)			3B7/3D7		•	1	~	•	~	~	1	•	•
	-reserved- (Gen Purp Output Select A)			3B7/3D7		•	1	1	•	1	1	1	•	•
	-reserved- (Cursor Address Top)			3B7/3D7		•		1	•		•	•	•	•
	CPU Paging	5	R/W	3B7/3D7	0 0 0 0 0	1		1	1	1	1	1	1	1
	Start Address Top	2	R/W	3B7/3D7	0 0	1		1	1				1	1
	Auxiliary Offset	2	R/W	3B7/3D7	0 0	1	1	1	1	1	1	1	1	1
XR0E	Text Mode Control	2	R/W	3B7/3D7	0 0	1		1					✓	1
XR0F	Software Flags 2	8	R/W	3B7/3D7	x x x x x x x x x x								✓	1
XR10	Single/Low Map Register	8	R/W	3B7/3D7	x	./		1	./				1	1
	High Map Register	8	R/W	3B7/3D7	****	<i>`</i>	•			•	•	•	1	1
	-reserved-	0	IX/ W	3B7/3D7 3B7/3D7		v	•	v	v	•	•	•	v	v
	-reserved-			3B7/3D7 3B7/3D7		•	•	•	•	•	•	•	·	•
	Emulation Mode	8	R/W	3B7/3D7 3B7/3D7	0 0 0 0 h h 0 0						✓			
	Write Protect	8 8	R/W	3B7/3D7 3B7/3D7	000000000	<i>'</i>	1	v	<i>'</i>	<i>'</i>	1	✓ ✓	1	✓ ✓
					00000000	•	•	<i>'</i>	<i>`</i>	× /	<i>`</i>	· /	v	v
	-reserved- (Trap Enable)			3B7/3D7		•	×,	1	~	× /	×,	· /	•	•
	-reserved- (Trap Status)		 D/W	3B7/3D7			•	×,	× /	× /	×,	× ,		
	Alternate H Disp End	8 8	R/W R/W	3B7/3D7 3B7/3D7	X X X X X X X X X	•	1		•	× /	<i>'</i>	· /	1	1
	Alternate H Sync Start / Half-line				X X X X X X X X X	· /	×,	× ,	· /	~	· ·	· /	1	✓ ✓
	Alternate H Sync End	8	R/W	3B7/3D7	x	v	•	1	1	1	1	· /	1	
	Alternate H Total	8	R/W	3B7/3D7	x	1	<i>v</i>	1	1	<i>,</i>	1	<i>,</i>	1	1
	Alternate H Blank Start / H Panel S		R/W	3B7/3D7	x x x x x x x x x	1	1	1	1	<i>.</i>	1	v	1	1
	Alternate H Blank End	8	R/W	3B7/3D7	0 x x x x x x x x	1	<i>✓</i>	1	1	1	1	1	1	1
	Alternate Offset	8	R/W	3B7/3D7	x x x x x x x x x	v	~	~	1	~	~	~	1	1
XRIF	Virtual EGA Switch Register	5	R/W	3B7/3D7	0 x x x x	~	•	•	•	•	•	•	1	1
XR20	-reserved- (453 Interface II)/(SUD)			3B7/3D7				1	1					•
XR21	Alt H Sync Start Ext Modes (SHA)	8	R/W	3B7/3D7	x			1						1
	Alt H Sync End Ext Modes (SHB)	8	R/W	3B7/3D7	x			1						1
	Alt H Total Ext (SHC/WBM Ctl)	8	R/W	3B7/3D7	x			1	1					1
	FP AltMaxScanline (SHD/WBM Patt)	5	R/W	3B7/3D7	x x x x x			1	1				1	1
	FP AltGrHVirtPanel Size (453PinDej	8	R/W	3B7/3D7	x				1				1	1
	-reserved- (453 Config)			3B7/3D7					1					
	-reserved-			3B7/3D7										
XR28	Video Interface	8	R/W	3B7/3D7	00000000	1	1	1	1	1	1	1	1	1
	-reserved- (Function Control)	_		3B7/3D7				1						
	-reserved- (Frame Intrpt Count)			3B7/3D7		•		1	-	•				
	Default Video	8	R/W	3B7/3D7	000000000	√	✓	1	•	√	✓			
	FP Vsync (FLM) Delay (Force H High		R/W	3B7/3D7	***	•	-	5	·	•	-	-	./	1
	FP Hsync (LP) Delay (Force H Low,		R/W	3B7/3D7	****	•	•	1	·	•	•	•	1	1
	FP Hsync (LP) Delay (Force V High)		R/W	3B7/3D7	X X X X X X X X X	•	•	` ✓	·	•	•	•	1	1
	FP Hsync (LP) Width (Force V Low)		R/W	3B7/3D7 3B7/3D7	***	•	•		•	•	•	•	·	./
71121 [°]	i isjne (Ei) whith (Porce V LOW)	0	17/ 11	וענווענ	~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	•	·	v	•	•	·	•	•	•
Reset (Codes: $x = Not$ changed by RESET (indet $d = Set$ from the corresponding dat				of RESET				ement sion #					

d = Set from the corresponding data bus pin on falling edge of RESET h = Read-only Hercules Configuration Register Readback bits

r = Chip revision # (starting from 0000)

0/1 = Reset to 0/1 by falling edge of RESET

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column **Note:** 450–453 VGAs drive CRTs only, 455–457 & 655x0 VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)



EXTENSION REGISTER SUMMARY:

Chips' VGA Product Family

							Ľ	nips	VG	A Pro	<u>)auc</u>	<u>t ra</u>	mily	
Reg	Register Name	Bits A	Access	Port 1	<u>Reset</u>	450	451	452	<u>453</u>	455	456	<u>457</u>	65520	<u>65530</u>
XR30	(Graphics Cursor Start Address High)			3B7/3D7				1						
XR31	(Graphics Cursor Start Address Low)			3B7/3D7				1						
XR32	(Graphics Cursor End Address)			3B7/3D7				1						
XR33	(Graphics Cursor X Position High)			3B7/3D7		•	•		•	•	•	•	•	•
XR33 XR34	(Graphics Cursor X Position Low)			3B7/3D7		•	•	•	•	•	•	•	•	•
XR34 XR35	(Graphics Cursor Y Position High)			3B7/3D7 3B7/3D7		•	·	•	•	•	•	•	•	•
XR35				3B7/3D7 3B7/3D7		•	·	×,	•	•	•	•	•	•
	(Graphics Cursor Y Position Low)					•	·	•	•	•	•	•	•	•
XR37	(Graphics Cursor Mode)			3B7/3D7		•	·	<i>✓</i>	•	•	•	•	•	•
XR38	(Graphics Cursor Mask)			3B7/3D7		•	·	1	•	·	•	·	•	•
XR39	(Graphics Cursor Color 0)			3B7/3D7		•	·	v	•	·	•	·	•	•
	(Graphics Cursor Color 1)			3B7/3D7		•	·	~	•	•	•	•	•	•
XR3B	-reserved-			3B7/3D7		•	•	•	•	•	•	•	•	•
	-reserved-			3B7/3D7		•	•		•		•	•	•	
XR3D	-reserved-			3B7/3D7			•		•		•	•		
XR3E	-reserved-			3B7/3D7							•			
XR3F	-reserved-			3B7/3D7										
XR40	-reserved-			3B7/3D7										
XR40 XR41	-reserved- (Virtual EGA Switch Reg)			3B7/3D7 3B7/3D7		•	·	•		•	•	•	•	•
XR41 XR42	-reserved-			3B7/3D7 3B7/3D7		•	·	·	v	·	•	•	•	•
XR42 XR43	-reserved-					•	·	•	•	•	•	•	•	•
			 D/W	3B7/3D7		•	·	•	•	•	•	•	•	•
XR44 XR45	Software Flag Register	8	R/W	3B7/3D7	x	•	·	·	,	·	•	·	1	1
XR45	-reserved- (S/W Flag 2 / FG Color)			3B7/3D7		•	·	·	~	•	•	·	·	•
XR46	-reserved-			3B7/3D7		•	·	·	•	•	•	·	·	•
XR47	-reserved-			3B7/3D7		•	·	•	•	•	·	•	•	•
XR48	-reserved-			3B7/3D7		•	·	•	•	·	•	·	•	•
XR49	-reserved-			3B7/3D7		•	•	•	•	•	•	•	•	•
	-reserved-			3B7/3D7		•	•	•	•	•	•	•	·	•
	-reserved-			3B7/3D7		•	•	•	•	•	•	·	•	•
	-reserved-			3B7/3D7		•		•	•	•	•	•	•	
	-reserved-			3B7/3D7		•	•	•	•		•	•	•	
XR4E	-reserved-			3B7/3D7									•	•
XR4F	-reserved-			3B7/3D7					•					
XR50	Panel Format	8	R/W	3B7/3D7	x					./	./	./	1	1
XR50 XR51	Display Type		R/W	3B7/3D7	xxxxx0xx	•	•	•	•				1	↓
XR51 XR52	Power Down Control (Panel Size)		R/W	3B7/3D7 3B7/3D7	000000000	•	·	•	•	v		•	1	1
XR52 XR53	Line Graphics Override	7	R/W	3B7/3D7 3B7/3D7	x - x x x x x 0	•	·	•	•	•		•	1	1
XR53 XR54	FP Interface (Alternate Misc Output)		R/W	3B7/3D7 3B7/3D7	x x x x x x x x x x x x x x x x x x x	•	·	•	•	•	•	•	✓ ✓	✓ ✓
	H Compensation (<i>Text 350_A Comp</i>)		R/W	3B7/3D7 3B7/3D7		•	·	•	•	<i>,</i>	•	•	<i>v</i>	✓ ✓
		6			X X X X X X	•	·	·	•	× ,	•	•		
	H Centering (Text 350_B Comp)	8	R/W	3B7/3D7	X X X X X X X X X	•	·	·	·	× ,	1	1	1	1
	V Compensation (Text 400 Comp)	7	R/W	3B7/3D7	- x x x x x x x x	•	·	·	•	<i>.</i>	<i>,</i>	<i>v</i>	1	1
	V Centering (Graphics 350 Comp		R/W	3B7/3D7	x x x x x x x x x	·	•	·	•	1	1	1	v	1
	V Line Insertion (Graphics 400 Comp		R/W	3B7/3D7	- x x - x x x x	·	•	·	•	v	v	v	1	1
	V Line Replication (FP VDisp St 400)		R/W	3B7/3D7	X X X X	•	•	•	•	√	v	v	1	1
	Power Sequencing Delay (VD End 40		R/W	3B7/3D7	01110001	•	•	•	•	1	1	1	•	1
	-reserved- (Weight Control Clock A)			3B7/3D7		•	•	•	•	1	✓	•	•	•
	-reserved- (Weight Control Clock B)	-		3B7/3D7		•	•	•	•	✓	✓	·	·	•
	ACDCLK Control	8		3B7/3D7	x x x x x x x x x x	•	•	•	•	1	1	1	1	1
XR5F	Power Down Mode Refresh	8	R/W	3B7/3D7	x x x x x x x x x	•		•	•	1	1	1	\checkmark	1

Reset Codes:	x = Not changed by RESET (indeterminate on power-up)
	$1 0 (0 (1 \dots 1 \dots 1 (1 \dots $

d = Set from the corresponding data bus pin on falling edge of RESET h = Read-only Hercules Configuration Register Readback bits

-= Not implemented (always reads 0) r = Chip revision # (starting from 0000) 0/1 = Reset to 0/1 by falling edge of RESET

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column **Note:** 450–453 VGAs drive CRTs only, 455–457 & 655x0 VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)



EXTENSION REGISTER SUMMARY:

Chips' VGA Product Family Reg Register Name **BitsAccess** Port Reset 450 451 452 453 455 456 457 65520 65530 XR60 Blink Rate Control 8 R/W 3B7/3D7 10000011 1 1 SmartMapTM Control 8 R/W 3B7/3D7 1 1 XR61 x x x x x x x x x 1 XR62 SmartMap[™] Shift Parameter 1 8 R/W 3B7/3D7 1 x x x x x x x x x SmartMap[™] Color Mapping Contr 1 1 7 XR63 R/W 3B7/3D7 1 x - x x x x x x x / 1 XR64 FP Alternate Vertical Total 8 R/W 3B7/3D7 1 1 1 / XR65 FP Alternate Overflow 6 R/W 3B7/3D7 x x x - - x x x Ϊ / XR66 FP Alternate Vertical Sync Start 8 R/W 3B7/3D7 XXXXXXXX XR67 FP Alternate Vertical Sync End / 4 R/W 3B7/3D7 - - - - x x x x XR68 FP V Panel Size (FP Alt V DE End) 8 R/W 3B7/3D7 X X X X X X X X X XR69 (FP V Display Start 350) 3B7/3D7 -reserved-___ ___ XR6A -reserved-(FP V Display End 350) ___ ___ 3B7/3D7 XR6B -reserved-(FP V Overflow 2) ___ ___ 3B7/3D7 XR6C **Programmable Output Drive** (Wclk R/W 3B7/3D7 00000000 8 . XR6D -reserved-(FRC Control) ___ ___ 3B7/3D7 . XR6E Polynomial FRC Control 8 \mathbf{R}/\mathbf{W} 3B7/3D7 10111101 1 1 XR6F Frame Buffer Control 6 R/W 3B7/3D7 - - x x x 0 0 0 1 1 XR70 Setup / Disable Control R/W 3B7/3D7 1 0 - - - - - - -/ 7 XR71 -reserved-------3B7/3D7 XR72 -reserved-3B7/3D7 XR73 -reserved-___ 3B7/3D7 XR74 -reserved-___ ___ 3B7/3D7 XR75 -reserved-___ ___ 3B7/3D7 XR76 -reserved-___ ___ 3B7/3D7 XR77 -reserved-___ ___ 3B7/3D7 XR78 -reserved-3B7/3D7 ___ XR79 -reserved-___ 3B7/3D7 ___ XR7A -reserved-___ 3B7/3D7 XR7B -reserved-___ ___ 3B7/3D7 XR7C -reserved-___ ___ 3B7/3D7 XR7D FP Compensation Diagnostic 0 R/O 3B7/3D7 1 R/WXR7E CGA/Hercules Color Select 1 6 3B7/3D7 - - x x x x x x x XR7F Diagnostic 8 R/W 3B7/3D7 00 x x x x 00

Reset Codes: x = Not changed by RESET (indeterminate on power-up)

-= Not implemented (always reads 0)

d = Set from the corresponding data bus pin on falling edge of RESET h = Read-only Hercules Configuration Register Readback bits

r = Chip revision # (starting from 0000) 0/1 = Reset to 0/1 by falling edge of RESET

Note: Check marks in the table above indicate the register listed to the left is implemented in the chip named at the top of the column Note: 450–453 VGAs drive CRTs only, 455–457 & 655x0 VGAs drive both CRT and Flat Panel displays (Plasma, EL, and LCD)

Registers

GLOBAL CONTROL (SETUP) REGISTERS

®

The Setup Control Register and Video Subsystem Enable registers are used to enable or disable the VGA. The Setup Control register is also used to place the VGA in normal or setup mode (the Global Enable Register is accessible only during Setup mode). The Setup Control register is used only in ISA bus interfaces; the Video Subsystem Enable register is used only in MC, PI, and Local Bus configurations. In MC and PI Bus interfaces, disable and setup functions may also be performed by the DISA/ and SETUP/ pins respectively. The DISA/ pin and the various internal 'disable' bits 'OR' together to provide multiple ways of disabling the chip; all 'disable' bits must be off to enable access to the chip. When the chip is 'disabled' in this fashion, only bus access is disabled; other functions remain operational (memory refresh, display refresh, etc).

<u>Note</u>: In setup mode in the <u>IBM</u> VGA, the Global Setup Register (defined as port address 102) actually occupies the *entire I/O space*. Only the lower 3 bits are used to decode and select this register. To avoid bus conflicts with other peripherals, reads should only be performed at the 10xh port addresses while in setup mode. To eliminate potential compatibility problems in widely varying PC systems, the 65525 decodes the Global Setup register at I/O port 102h only.

GENERAL CONTROL REGISTERS

Two Input Status Registers read the SENSE pin (or Virtual Switch Register or internal comparator output instead), pending CRT interrupt, display enable / horizontal sync output, and vertical retrace / video output. The Feature Control Register selects the vertical sync function while the Miscellaneous Output Register controls I/O address select, clock selection, access to video RAM, memory page, and horizontal and vertical sync polarity.

CGA / HERCULES REGISTERS

CGA Mode and Color Select registers are provided on-chip for emulation of CGA modes. Hercules Mode and Configuration registers are provided onchip for emulation of Hercules mode.

SEQUENCER REGISTERS

The Sequencer Index Register contains a 3-bit index to the Sequencer Data Registers. The Reset Register forces an asynchronous or synchronous reset of the sequencer. The Sequencer Clocking Mode Register controls master clocking functions, video enable/disable and selects either an 8 or 9 dot character clock. A Plane/Map Mask Register enables the color plane and write protect. The Character Font Select Register handles video intensity and character generation and controls the display memory plane through the character generator select. The Sequencer Memory Mode Register handles all memory, giving access by the CPU to 4 / 16 / 32 KBytes, Odd / Even addresses (planes) and writing of data to display memory.

CRT CONTROLLER REGISTERS

The CRT Controller Index Register contains a 6-bit index to the CRT Controller Registers. Twenty eight registers perform all display functions for modes: horizontal and vertical blanking and sync, panning and scrolling, cursor size and location, light pen, and underline.

GRAPHICS CONTROLLER REGISTERS

The Graphics Controller Index Register contains a 4bit index to the Graphics Controller Registers. The Set/Reset Register controls the format of the CPU data to display memory. It also works with the Enable Set/Reset Register. Reducing 32 bits of display data to 8 bits of CPU data is accomplished by the Color Compare Register. Data Rotate Registers specify the CPU data bits to be rotated and subjected to logical operations. The Read Map Select Register reduces memory data for the CPU in the four plane (16 color) graphics mode. The Graphics Mode Register controls the write, read, and shift register modes. The Miscellaneous Register handles graphics/text, chaining of odd/even planes, and display memory mapping. Additional registers include Color Don't Care and Bit Mask.

ATTRIBUTE CONTROLLER AND COLOR PALETTE REGISTERS

The Attribute Controller Index Register contains a 5bit index to the Attribute Controller Registers. A 6th

bit is used to enable the video. The Attribute Controller Registers handle internal color lookup table mapping, text/graphics mode, overscan color, and color plane enable. The horizontal Pixel Panning and Pixel Padding Registers control pixel attributes on screen.

Color palette registers handle CPU reads and writes to I/O address range 3C6h-3C9h. Inmos IMSG176 (Brooktree BT471/476) compatible registers are documented in this manual.

EXTENSION REGISTERS

The 65525 defines a set of extension registers which are addressed with the 7-bit Extension Register Index. The I/O port address is fixed at 3D6-3D7h and read/write access is always enabled to improve software performance.

The extension registers handle a variety of interfacing, compatibility, and display functions as discussed below. They are grouped into the following logical groups for discussion purposes:

- 1. <u>Miscellaneous</u> Registers include the Version number, Dip Switch, CPU interface, paging control, memory mode control, and diagnostic functions.
- 2. <u>General Purpose</u> Registers handle video blanking and the video default color.
- 3. <u>Backwards Compatibility</u> Registers control Hercules, MDA, and CGA emulation modes. Write Protect functions are provided to increase flexibility in providing backwards compatibility.
- 4. <u>Alternate Horizontal and Vertical</u> Registers handle all horizontal and vertical timing, including sync, blank and offset. These are used for backwards compatibility.
- 5. <u>Flat Panel</u> Registers handle all internal logic specific to driving of flat panel displays.

Note: The state of most of the Standard VGA Registers is undefined at reset. All registers specific to the 65525 (Extension Registers) are summarized in the Extension Register Table.




Global Control (Setup) Registers

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
SETUP	Setup Control	_	W	46E8h (ISA bus only)	-	41
VSE	Video Subsystem Enable		W	3C3h (MC/PI/LB bus only) -	41
ENAB	Global Enable		RW	102h (Setup mode only)	-	42

SETUP CONTROL REGISTER (SETUP)

Write only at I/O Address 46E8h



This register is accessible in ISA (PC) bus configurations only. It is ignored completely in MC, PI, and Local Bus configurations. It is also ignored if XR70 bit-7 is set to 1 (the default is 0). In MC and PI bus configurations, Setup mode and VGA Disable are controlled through the SETUP/ and DISA/ pins, respectively and by register 3C3.


This register is cleared by RESET.

2-0 Reserved (0)

- **3 VGA Enable**
 - 0 VGA is disabled
 - 1 VGA is enabled
- 4 Setup Mode
 - 0 VGA is in Normal Mode
 - 1 VGA is in Setup Mode
- 7-5 Reserved (0)

VIDEO SUBSYSTEM ENABLE REGISTER (VSE)

Write Only at 1/0 Address 202h



This register is accessible in MC, PI, and Local Bus configurations only. It is ignored in ISA (PC) bus configurations (register 46E8 is used in ISA bus configurations). Access to this register may be disabled by setting XR70 bit-7 to 1 (the default is 0).


This register is cleared by RESET.

- 0 VGA Sleep
 - 0 VGA is disabled
 - 1 VGA is enabled
- 7-1 Reserved (0)



GLOBAL ENABLE REGISTER (ENAB)

Read/Write at I/O Address 102h



This register is only accessible in Setup Mode (enabled by register 46E8 in ISA bus configurations or by the SETUP/ pin in MC bus configurations).

Bit-0 of this register is cleared by RESET in ISA and MC bus configurations and set by RESET in PI and Local Bus configurations.

0 VGA Sleep

- 0 VGA is disabled
- 1 VGA is enabled
- 7-1 Reserved (0)




Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
ST00	Input Status 0	_	R	3C2h	_	43
ST01	Input Status 1	_	R	3BAh/3DAh	_	43
FCR	Feature Control	_	W	3BAh/3DAh	5	44
			R	3CAh		
MSR	Miscellaneous Output	_	W	3C2h	5	44
	1.		R	3CCh		

General Control & Status Registers

INPUT STATUS REGISTER 0 (ST00)

Read only at I/O Address at 3C2h



3-0 Reserved (0)

4 Switch Sense

This bit returns the Status of the SENSE pin or the Virtual Switch Register (XR1F) output if enabled by XR1F bit-7 or the output of the internal comparator if enabled by XR06 bit-4 (Sense Source). XR1F bit-7 takes priority over the other settings if set.

6-5 Reserved


These bits read back 00 in PC and PI bus configurations and 11 in MC configuration.

7 CRT Interrupt Pending

- 0 Indicates no CRT interrupt is pending
- 1 Indicates a CRT interrupt is waiting to be serviced

INPUT STATUS REGISTER 1 (ST01)

Read only at I/O Address 3BAh/3DAh



0 Display Enable/HSYNC Output

The functionality of this bit is controlled by the Emulation Mode register (XR14 bit-4).

- 0 Indicates DE or HSYNC inactive
- 1 Indicates DE or HSYNC active

2-1 Reserved (0)

3 Vertical Retrace/Video

The functionality of this bit is controlled by the Emulation Mode register (XR14 bit-5).

- 0 Indicates VSYNC or video inactive
- 1 Indicates VSYNC or video active

5-4 Video Feedback 1, 0

These are diagnostic video bits which are selected via the Color Plane Enable Register.

6 Reserved (0)


7 VSync Output

The functionality of this bit is controlled by the Emulation Mode register (XR14 bit-6). It reflects the active status of the VSYNC output: 0=inactive, 1=active.



FEATURE CONTROL REGISTER (FCR)

Write at I/O Address 3BAh/3DAh Read at I/O Address 3CAh Group 5 Protection



1-0 Feature Control

These bits are used internal to the chip in conjunction with the Configuration Register (XR01). When enabled by XR01 bits 2-3 and Misc Output Register bits 3-2 = 10, these bits determine the pixel clock frequency typically as follows:

FCR1:0 = 00 = 40.000 MHz FCR1:0 = 01 = 50.350 MHz FCR1:0 = 10 = User defined FCR1:0 = 11 = 44.900 MHz

This preserves compatibility with drivers developed for earlier generation Chips and Technologies VGA controllers.

2 Reserved (0)

3 VSync Control

This bit is cleared by RESET.

- 0 VSync output on the VSYNC pin
- 1 Logical 'OR' of VSync and Display Enable output on the VSYNC pin


This capability is not typically very useful, but is provided for IBM compatibility.

7-4 Reserved (0)

V	H	Display >480 Line	<u>H Freq</u>	V Freq	
P	Р	>480 Line	Variable	Variable	
P	Р	200 Line	15.7 KHz	60 Hz	
N	Р	350 Line	21.8 KHz	60 Hz	
P	Ν	400 Line	31.5 KHz	70 Hz	
Ν	Ν	480 Line	31.5 KHz	60 Hz	

MISCELLANEOUS OUTPUT REGISTER (MSR)

Write at I/O Address 3C2h Read at I/O Address 3CCh Group 5 Protection



This register is cleared by RESET.

0 I/O Address Select

This bit selects 3Bxh or 3Dxh as the I/O address for the CRT Controller registers, the Feature Control Register (FCR), and Input Status Register 1 (ST01).

- 0 Select 3Bxh I/O address
- 1 Select 3Dxh I/O address

1 RAM Enable

0 Prevent CPU access to display memory1 Allow CPU access to display memory

- **3-2** Clock Select. These bits usually select the dot clock source for the CRT interface:
 - MSR3:2 = 00 = Select CLK0 MSR3:2 = 01 = Select CLK1 MSR3:2 = 10 = Select CLK2MSR3:2 = 11 = Select CLK3

See extension register XR01 bits 2-3 (Configuration) and FCR bits 0-1 for variations of the above clock selection mapping. See also XR1F (Virtual Switch Register) for additional functionality potentially controlled by these bits.

- 4 Reserved (0)
- 5 Page Select. In Odd/Even Memory Map Mode 1 (GR6), this bit selects the upper or lower 64 KByte page in display memory for CPU access: 0=select upper page; 1=select lower page.
- 6 CRT HSync Polarity. 0=pos, 1=neg
- 7 CRT VSync Polarity. 0=pos, 1=neg


(Blank pin polarity can be controlled via the Video Interface Register, XR28). XR55 bits 6-7 are used to control H/V sync polarity instead of these bits if XR51 bit-2 = 1 (display type = flat panel).

CGA / Hercules Registers

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
MODE	CGA/Hercules Mode	_	RW	3D8h	_	45
COLOR	CGA Color Select	_	RW	3D9h	_	46
HCFG	Hercules Configuration	—	RW	3BFh	—	46

CGA / HERCULES MODE CONTROL REGISTER (MODE)

Read/Write at I/O Address 3B8h/3D8h



This register is effective only in CGA and Hercules modes. It is accessible if CGA or Hercules emulation mode is selected or the extension registers are enabled. If the extension registers are enabled, the address is determined by the address select in the Miscellaneous Outputs register. Otherwise the address is determined by the emulation mode. It is cleared by RESET.

0 CGA 80/40 Column Text Mode

- 0 Select 40 column CGA text mode
- 1 Select 80 column CGA text mode

CGA/Hercules Graphics/Text Mode

- 0 Select text mode
- 1 Select graphics mode

2 CGA Mono/Color Mode

- 0 Select CGA color mode
- 1 Select CGA monochrome mode

3 CGA/Hercules Video Enable

- 0 Blank the screen
- 1 Enable video output

4 CGA High Resolution Mode

- 0 Select 320x200 graphics mode
- 1 Select 640x200 graphics mode

5 CGA/Hercules Text Blink Enable

- 0 Disable character blink attribute (blink attribute bit-7 used to control back-ground intensity)
- 1 Enable character blink attribute

6 Reserved (0)


7 Hercules Page Select

- 0 Select the lower part of memory (starting address B0000h) in Hercules Graphics Mode
- 1 Select the upper part of the memory (starting address B8000h) in Hercules Graphics Mode

1



CGA COLOR SELECT REGISTER (COLOR) Read/Write at I/O Address 3D9h



This register is effective only in CGA modes. It is accessible if CGA emulation mode is selected or the extension registers are enabled. This register may also be read or written as an Extension Register (XR7E). It is cleared by RESET.

3-0 Color

320x200 4-color: Background Color (color when the pixel value is 0)

The foreground colors (colors when the pixel value is 1-3) are determined by bit-5 of this register.

640x200 2-color:

Foreground Color (color when the pixel value is 1)

The background color (color when the pixel value is 0) is black.

4 Intensity Enable

Text Mode:	Enables intensified background colors
320x200 4-color:	Enables intensified colors 0-3
640x200 2-color:	Don't care

5 Color Set Select


This bit selects one of two available CGA color palettes to be used in 320x200 graphics mode (it is ignored in all other modes) according to the following table:

Pixel	Color Set	Color Set
Value	0	1
$\begin{array}{ccc} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{array}$	Color per bits 0-3 Green Red Brown	Color per bits 0-3 Cyan Magenta White

7-6 Reserved (0)

HERCULES CONFIGURATION REGISTER (HCFG)

Write only at I/O Address 3BFh



This register is effective only in Hercules mode. It is accessible in Hercules emulation mode or if the extension registers are enabled. It may be read back through XR14 bits 2 & 3. It is cleared by RESET.

0 Enable Graphics Mode

- 0 Lock the chip in Hercules text mode. In this mode, the CPU has access only to memory address range B0000h-B7FFFh (in text mode the same area of display memory wraps around 8 times within this range such that B0000 accesses the same display memory location as B1000, B2000, etc.).
- 1 Permit entry to Hercules Graphics mode

1 Enable Memory Page 1

- 0 Prevent setting of the Page Select bit (bit 7 of the Hercules Mode Control Register). This function also restricts memory usage to addresses B0000h-B7FFFh.
- 1 The Page Select bit can be set and the upper part of display memory (addresses B8000h - BFFFFh) is available.


7-2 Reserved (0)

Sequencer Registers

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
SRX	Sequencer Index	_	RW	3C4h	1	47
SR00	Reset	00h	RW	3C5h	1	47
SR01	Clocking Mode	01h	RW	3C5h	1	48
SR02	Plane/Map Mask	02h	RW	3C5h	1	48
SR03	Character Font	03h	RW	3C5h	1	49
SR04	Memory Mode	04h	RW	3C5h	1	50
SR07	Horizontal Character Counter Reset	07h	W	3C5h	_	50

SEQUENCER INDEX REGISTER (SRX)

Read/Write at I/O Address 3C4h



This register is cleared by reset.


2-0 Sequencer Index

These bits contain a 3-bit Sequencer Index value used to access sequencer data registers at indices 0 through 7.

7-3 Reserved (0)

SEQUENCER RESET REGISTER (SR00)

Read/Write at I/O Address 3C5h Index 00h Group 1 Protection



0 Asynchronous Reset

- 0 Force asynchronous reset
- 1 Normal operation

Display memory data will be corrupted if this bit is set to zero.

1 Synchronous Reset


- 0 Force synchronous reset
- 1 Normal operation

Display memory data is not corrupted if this bit is set to zero for a short period of time (a few tens of microseconds).

7-2 Reserved (0)

SEQUENCER CLOCKING MODE REGISTER (SR01)

Read/Write at I/O Address 3C5h Index 01h Group 1 Protection



0 8/9 Dot Clocks

This bit determines whether a character clock is 8 or 9 dot clocks long.

- 0 Select 9 dots/character clock
- 1 Select 8 dots/character clock

1 Reserved (0)

2 Shift Load

- 0 Load video data shift registers <u>every</u> character clock
- 1 Load video data shift registers <u>every</u> <u>other</u> character clock

Bit-4 of this register must be 0 for this bit to be effective.

3 Input Clock Divide

- 0 Sequencer master clock output on the PCLK pin (used for 640 (720) pixel modes)
- 1 Master clock divided by 2 output on the PCLK pin (used for 320 (360) pixel modes)

4 Shift 4


- 0 Load video shift registers every 1 or 2 character clocks (depending on bit-2 of this register)
- 1 Load shift registers every 4th character clock.

5 Screen Off

- 0 Normal Operation
- 1 Disable video output and assign all display memory bandwidth for CPU accesses
- **7-6** Reserved (0)

SEQUENCER PLANE/MAP MASK REGISTER (SR02)

Read/Write at I/O Address 3C5h Index 02h Group 1 Protection



3-0 Color Plane Enable

- 0 Write protect corresponding color plane
- 1 Allow write to corresponding color plane.


In Odd/Even and Quad modes, these bits still control access to the corresponding color plane.

7-4 Reserved (0)

CHARACTER FONT SELECT REGISTER (SR03)

Read/Write at I/O Address 3C5h Index 03h Group 1 Protection

.....®



In text modes, bit-3 of the video data's attribute byte normally controls the foreground intensity. This bit may be redefined to control switching between character sets. This latter function is enabled whenever there is a difference in the values of the Character Font Select A and the Character Font Select B bits. If the two values are the same, the character select function is disabled and attribute bit-3 controls the foreground intensity.

SR04 bit-1 must be 1 for the character font select function to be active. Otherwise, only character fonts 0 and 4 are available.

- 1-0 High order bits of Character Generator Select B
- **3-2** High order bits of Character Generator Select A
- 4 Low order bit of Character Generator Select B
- 5 Low order bit of Character Generator Select A
- **7-6** Reserved (0)

The following table shows the display memory plane selected by the Character Generator Select A and B bits.

Code Character Generator Table Location

- 0 First 8K of Plane 2
- 1 Second 8K of Plane 2
- 2 Third 8K of Plane 2
- 3 Fourth 8K of Plane 2
- 4 Fifth 8K of Plane 2
- 5 Sixth 8K of Plane 2
- 6 Seventh 8K of Plane 2
- 7 Eighth 8K of Plane 2

where 'code' is:


Character Generator Select A (bits 3, 2, 5) when bit-3 of the the attribute byte is one.

Character Generator Select B (bits 1, 0, 4) when bit-3 of the attribute byte is zero.

SEQUENCER MEMORY MODE REGISTER (SR04)

Read/Write at I/O Address 3C5h Index 04h Group 1 Protection

.....®



0 Reserved (0)

1 Extended Memory

- 0 Restrict CPU access to 4/16/32 Kbytes
- 1 Allow complete access to memory

This bit should normally be 1.

2 Odd/Even Mode

- 0 CPU accesses to Odd/Even addresses are directed to corresponding odd/even planes
- 1 All planes are accessed simultaneously (IRGB color)

Bit-3 of this register must be 0 for this bit to be effective. This bit affects only CPU write accesses to display memory.

3 Quad Four Mode


- 0 CPU addresses are mapped to display memory as defined by bit-2 of this register
- 1 CPU addresses are mapped to display memory modulo 4. The two low order CPU address bits select the display memory plane.

This bit affects both CPU reads and writes to display memory.

7-4 Reserved (0)

SEQUENCER HORIZONTAL CHARACTER COUNTER RESET (SR07)

Read/Write at I/O Address 3C5h Index 07h



Writing to SR07 with any data will cause the horizontal character counter to be held reset (character counter output = 0) until a write to any other sequencer register with any data value. The write to any index in the range 0-6 clears the latch that is holding the reset condition on the character counter.

The vertical line counter is clocked by a signal derived from horizontal display enable (which does not occur if the horizontal counter is held reset). Therefore, if the write to SR07 occurs during vertical retrace, the horizontal and vertical counters will both be set to zero. A write to any other sequencer register may then be used to start both counters with reasonable synchronization to an external event via software control.

This is a standard VGA register which was not documented by IBM.

T 10

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
CRX	CRTC Index	_	RW	3B4h/3D4h	_	52
CR00	Horizontal Total	00h	RW	3B5h/3D5h	0	52
CR01	Horizontal Display Enable End	01h	RW	3B5h/3D5h	0	52
CR02	Horizontal Blank Start	02h	RW	3B5h/3D5h	0	53
CR03	Horizontal Blank End	03h	RW	3B5h/3D5h	0	53
CR04	Horizontal Sync Start	04h	RW	3B5h/3D5h	0	54
CR05	Horizontal Sync End	05h	RW	3B5h/3D5h	0	54
CR06	Vertical Total	06h	RW	3B5h/3D5h	0	55
CR07	Overflow	07h	RW	3B5h/3D5h	0/3	55
CR08	Preset Row Scan	08h	RW	3B5h/3D5h	3	56
CR09	Maximum Scan Line	09h	RW	3B5h/3D5h	2/4	56
CR0A	Cursor Start Scan Line	0Ah	RW	3B5h/3D5h	2	57
CR0B	Cursor End Scan Line	0Bh	RW	3B5h/3D5h	2	57
CR0C	Start Address High	0Ch	RW	3B5h/3D5h	_	58
CR0D	Start Address Low	0Dh	RW	3B5h/3D5h	_	58
CR0E	Cursor Location High	0Eh	RW	3B5h/3D5h	_	58
CR0F	Cursor Location Low	0Fh	RW	3B5h/3D5h	—	58
CR10	Vertical Sync Start (See Note 2)	10h	W or RW	3B5h/3D5h	4	59
CR11	Vertical Sync End (See Note 2)	11h	W or RW	3B5h/3D5h	3/4	59
CR10	Lightpen High (See Note 2)	10h	R	3B5h/3D5h	-	59
CR11	Lightpen Low (See Note 2)	11h	R	3B5h/3D5h	_	59
CR12	Vertical Display Enable End	12h	RW	3B5h/3D5h	4	60
CR13	Offset	13h	RW	3B5h/3D5h	3	60
CR14	Underline Row	14h	RW	3B5h/3D5h	3	60
CR15	Vertical Blank Start	15h	RW	3B5h/3D5h	4	61
CR16	Vertical Blank End	16h	RW	3B5h/3D5h	4	61
CR17	CRT Mode Control	17h	RW	3B5h/3D5h	3/4	62
CR18	Line Compare	18h	RW	3B5h/3D5h	3	63
CR22	Memory Data Latches	22h	R	3B5h/3D5h	_	64
CR24	Attribute Controller Toggle	24h	R	3B5h/3D5h	_	64
CR3x	Clear Vertical Display Enable	3xh	W	3B5h/3D5h	_	64


CRT Controller Registers

Note 1: When MDA or Hercules emulation is enabled, the CRTC I/O address should be set to 3B0h-3B7h by setting the I/O address select bit in the Miscellaneous Output register (3C2h/3CCh bit-0) to zero. When CGA emulation is enabled, the CRTC I/O address should be set to 3D0h-3D7h by setting Misc Output Register bit-0 to 1.

Note 2: In the EGA, all CRTC registers except the cursor (CR0C-CR0F) and light pen (CR10 and CR11) registers are write-only (i.e., no read back). In both the EGA and VGA, the light pen registers are at index locations conflicting with the vertical sync registers. This would normally prevent reads and writes from occurring at the same index. Since the light pen registers are not normally useful, the VGA provides software control (CR03 bit-7) of whether the vertical sync or light pen registers are readable at indices 10-11.

CRTC INDEX REGISTER (CRX)


Read/Write at I/O Address 3B4h/3D4h



- **5-0** CRTC data register index
- **7-6** Reserved (0)

HORIZONTAL TOTAL REGISTER (CR00)

Read/Write at I/O Address 3B5h/3D5h Index 00h Group 0 Protection




This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

7-0 Horizontal Total

Total number of character clocks per line = contents of this register + 5. This register determines the horizontal sweep rate.

HORIZONTAL DISPLAY ENABLE END REGISTER (CR01)

Read/Write at I/O Address 3B5h/3D5h Index 01h Group 0 Protection




This register is used for all VGA and EGA modes on CRTs. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

7-0 Horizontal Display

Number of Characters displayed per scan line - 1.

HORIZONTAL BLANK START REGISTER (CR02)

Read/Write at I/O Address 3B5h/3D5h Index 02h Group 0 Protection




This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

7-0 Horizontal Blank Start

These bits specify the beginning of horizontal blank in terms of character clocks from the beginning of the display scan. The period between Horizontal Display Enable End and Horizontal Blank Start is the right side border on screen.

HORIZONTAL BLANK END REGISTER (CR03)

Read/Write at I/O Address 3B5h/3D5h Index 03h Group 0 Protection



This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

4-0 Horizontal Blank End


These are the lower 5 bits of the character clock count used to define the end of horizontal blank. The interval between the end of horizontal blank and the beginning of the display (a count of 0) is the left side border on the screen. If the horizontal blank width desired is W clocks, the 5-bit value programmed in this register = [contents of CR02 + W] and 1Fh. The most significant bit is programmed in CR05 bit-7. This bit = [(CR02 + W) and 20h]/20h.

6-5 Display Enable Skew Control

Defines the number of character clocks that the Display Enable signal is delayed to compensate for internal pipeline delays.

7 Light Pen Register Enable


This bit must be 1 for normal operation; when this bit is 0, CRTC registers CR10 and CR11 function as lightpen readback registers.



®

HORIZONTAL SYNC START REGISTER (CR04)

Read/Write at I/O Address 3B5h/3D5h Index 04h Group 0 Protection




This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

7-0 Horizontal Sync Start

These bits specify the beginning of Hsync in terms of Character clocks from the beginning of the display scan. These bits also determine display centering on the screen.

HORIZONTAL SYNC END REGISTER (CR05)

Read/Write at I/O Address 3B5h/3D5h Index 05h Group 0 Protection



This register is used for all VGA and EGA modes. It is also used for 640 column CGA modes and MDA/Hercules text mode. In all 320 column CGA modes and Hercules graphics mode, the alternate register is used.

4-0 Horizontal Sync End

Lower 5 bits of the character clock count which specifies the end of Horizontal Sync. If the horizontal sync width desired is N clocks, then these bits = (N + contents of CR04) and 1Fh.

6-5 Horizontal Sync Delay

These bits specify the number of character clocks that the Horizontal Sync is delayed to compensate for internal pipeline delays.


7 Horizontal Blank End Bit 5

This bit is the sixth bit of the Horizontal Blank End Register (CR03).



VERTICAL TOTAL REGISTER (CR06)

Read/Write at I/O Address 3B5h/3D5h Index 06h Group 0 Protection



This register is used in all modes.


7-0 Vertical Total

These are the 8 low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow Register. The Vertical Total value specifies the total number of scan lines (horizontal retrace periods) per frame.

Programmed Count = Actual Count -2

OVERFLOW REGISTER (CR07)

Read/Write at I/O Address 3B5h/3D5h Index 07h Group 0 Protection on bits 0-3 and bits 5-7 Group 3 Protection on bit 4




This register is used in all modes.

- 0 Vertical Total Bit 8
- 1 Vertical Display Enable End Bit 8
- 2 Vertical Sync Start Bit 8
- 3 Vertical Blank Start Bit 8
- 4 Line Compare Bit 8
- 5 Vertical Total Bit 9
- 6 Vertical Display Enable End Bit 9
- 7 Vertical Sync Start Bit 9



PRESET ROW SCAN REGISTER (CR08)

Read/Write at I/O Address 3B5h/3D5h Index 08h Group 3 Protection



4-0 Start Row Scan Count

These bits specify the starting row scan count after each vertical retrace. Every horizontal retrace increments the character row scan line counter. The horizontal row scan counter is cleared at maximum row scan count during active display. This register is used for soft scrolling in text modes.


6-5 Byte Panning Control

These bits specify the lower order bits for the display start address. They are used for horizontal panning in Odd/Even and Quad modes.

7 Reserved (0)

MAXIMUM SCAN LINE REGISTER (CR09)

Read/Write at I/O Address 3B5h/3D5h Index 09h Group 2 Protection on bits 0-4 Group 4 Protection on bits 5-7



4-0 Scan Lines Per Row

These bits specify the number of scan lines in a row:

Programmed Value = Actual Value + 1

5 Vertical Blank Start Register Bit 9

6 Line Compare Register Bit 9

7 Double Scan


- 0 Normal Operation
- 1 Enable scan line doubling

The vertical parameters in the CRT Controller (even for a split screen) are not affected, only the CRTC row scan counter (bits 0-4 of this register) and display memory addressing screen refresh are affected.



CURSOR START SCAN LINE REGISTER (CR0A)

Read/Write at I/O Address 3B5h/3D5h Index 0Ah Group 2 Protection



4-0 Cursor Start Scan Line

These bits specify the scan line of the character row where the cursor display begins.


5 Cursor Off

- 0 Text Cursor On
- 1 Text Cursor Off

7-6 Reserved (0)

CURSOR END SCAN LINE REGISTER (CR0B)

Read/Write at I/O Address 3B5h/3D5h Index 0Bh Group 2 Protection



4-0 Cursor End Scan Line

These bits specify the scan line of a character row where the cursor display ends (i.e., last scan line for the block cursor):

Programmed Value = Actual Value + 1

6-5 Cursor Delay

These bits define the number of character clocks that the cursor is delayed to compensate for internal pipeline delay.


7 Reserved (0)

Note: If the Cursor Start Line is greater than the Cursor End Line, then no cursor is generated.



START ADDRESS HIGH REGISTER (CR0C)

Read/Write at I/O Address 3B5h/3D5h Index 0Ch




7-0 Display Start Address High

This register contains the upper 8 bits of the display start address. In CGA / MDA / Hercules modes, this register wraps around at the 16K, 32K, and 64Kbyte boundaries respectively.

CURSOR LOCATION HIGH REGISTER (CR0E)

Read/Write at I/O Address 3B5h/3D5h Index 0Eh




7-0 Text Cursor Location High

This register contains the upper 8 bits of the memory address where the text cursor is active. In CGA / MDA / Hercules modes, this register wraps around at 16K, 32K, and 64Kbyte boundaries respectively.

START ADDRESS LOW REGISTER (CR0D)


Read/Write at I/O Address 3B5h/3D5h Index 0Dh



7-0 Display Start Address Low

This register contains the lower 8 bits of the display start address. The display start address points to the memory address corresponding to the top left corner of the screen.

CURSOR LOCATION LOW REGISTER (CR0F) *Read/Write at I/O Address 3B5h/3D5h*



7-0 Text Cursor Location Low

This register contains the lower 8 bits of the memory address where the text cursor is active. In CGA / MDA / Hercules modes, this register wraps around at 16K, 32K, and 64Kbyte boundaries respectively.

Index 0Fh

LIGHTPEN HIGH REGISTER (CR10)

Read only at I/O Address 3B5h/3D5h Index 10h

Read-only Register loaded at line compare (the light pen flip-flop is not implemented). Effective only in MDA and Hercules modes or when CR03 bit-7 = 0.


LIGHTPEN LOW REGISTER (CR11)

Read only at I/O Address 3B5h/3D5h Index 11h

Read-only Register loaded at line compare (the light pen flip-flop is not implemented). Effective only in MDA and Hercules modes or when CR03 bit-7 = 0.

VERTICAL SYNC START REGISTER (CR10)

Read/Write at I/O Address 3B5h/3D5h Index 10h Group 4 Protection




This register is used in all modes. This register is not readable in (Line Compare bit-9) MDA/Hercules emulation or when CR03 bit-7=1.

7-0 Vertical Sync Start

The eight low order bits of a 10-bit register. The 9th and 10th bits are located in the CRTC Overflow Register. They define the scan line position at which Vertical Sync becomes active.

VERTICAL SYNC END REGISTER (CR11)

Read/Write at I/O Address 3B5h/3D5h Index 11h Group 3 Protection for bits 4 and 5 Group 4 Protection for bits 0-3, 6, and 7



This register is used in all modes. This register is not readable in MDA/Hercules emulation or when CR03 bit-7=1.

3-0 Vertical Sync End

The lower 4 bits of the scan line count that defines the end of vertical sync. If the vertical sync width desired is N lines, then bits 3-0 of this register = (CR10 + N) AND 0Fh.

4 Vertical Interrupt Clear

0=Clear vertical interrupt generated on the IRQ output; 1=Normal operation. This bit is cleared by RESET.

5 Vertical Interrupt Enable

- 0 Enable vertical interrupt (default)
- 1 Disable vertical interrupt

This bit is cleared by RESET.

6 Select Refresh Type

- 0 3 refresh cycles per scan line
- 1 5 refresh cycles per scan line

7 Group Protect 0

This bit is logically ORed with XR15 bit-6 to determine the protection for group 0 registers. This bit is cleared by RESET.


- 0 Enable writes to CR00-CR07
- 1 Disable writes to CR00-CR07

CR07 bit-4 (Line Compare bit-9) is not affected by this bit.



VERTICAL DISPLAY ENABLE END **REGISTER (CR12)**

Read/Write at I/O Address 3B5h/3D5h Index 12h Group 4 Protection




7-0 Vertical Display Enable End

These are the eight low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow register. The actual count = Contents of this register + 1.

OFFSET REGISTER (CR13)

Read/Write at I/O Address 3B5h/3D5h Index 13h Group 3 Protection




Display Buffer Width

7-0 **Display Buffer Width**. The byte starting address of the next display row = Byte Start Address for current row + K* (CR13 + Z/2), where Z = bit defined in XR0D, K = 2 in byte mode, and K = 4 in word mode. Byte, word and double word mode is selected by bit-6 of CR17 and bit-6 of CR14. A less significant bit than bit-0 of this register is defined in the Auxiliary Offset register (XR0D). This allows finer resolution of the bit map width. Byte, word and doubleword mode affects the translation of the 'logical' display memory address to the 'physical' display memory address.

UNDERLINE LOCATION REGISTER (CR14)

Read/Write at I/O Address 3B5h/3D5h Index 14h Group 3 Protection



4-0 **Underline Position**

These bits specify the underline's scan line position within a character row.

Programmed Value = Actual scan line number – 1

Count by 4 for Doubleword Mode 5

- 0 Frame Buffer Address is incremented by 1 or 2
- 1 Frame Buffer Address is incremented by 4 or 2


See CR17 bit-3 for further details.

6 **Doubleword Mode**

- 0 Frame Buffer Address is byte or word address
- 1 Frame Buffer Address is doubleword address


This bit is used in conjunction with CR17 bit-6 to select the display memory addressing mode.

7 **Reserved** (0)



VERTICAL BLANK START REGISTER (CR15)

Read/Write at I/O Address 3B5h/3D5h Index 15h Group 4 Protection




This register is used in all modes.

7-0 Vertical Blank Start

These are the 8 low order bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow and Maximum Scan Line Registers respectively. Together these 10 bits define the scan line position where vertical blank begins. The interval between the end of the vertical display and the beginning of vertical blank is the bottom border on the screen.

VERTICAL BLANK END REGISTER (CR16)

Read/Write at I/O Address 3B5h/3D5h Index 16h Group 4 Protection




This register is used in all modes.

7-0 Vertical Blank End

These are the 8 low order bits of the scan line count which specifies the end of Vertical Blank. If the vertical blank width desired is Z lines these bits = (Vertical Blank Start + Z) and 0FFh.

CRT MODE CONTROL REGISTER (CR17)

Read/Write at I/O Address 3B5h/3D5h Index 17h Group 3 Protection for bits 0, 1, and 3-7 Group 4 Protection for bit 2



0 Compatibility Mode Support

This bit allows compatibility with the IBM CGA two-bank graphics mode.

- 0 Character row scan line counter bit 0 is substituted for memory address bit 13 during active display time
- 1 Normal operation, no substitution takes place

1 Select Row Scan Counter

This bit allows compatibility with Hercules graphics and with any other 4-bank graphics system.

- 0 Character row scan line counter bit 1 is substituted for memory address bit 14 during active display time
- 1 Normal operation, no substitution takes place

2 Vertical Sync Select

This bit controls the vertical resolution of the CRT Controller by permitting selection of the clock rate input to the vertical counters. When set to 1, the vertical counters are clocked by the horizontal retrace clock divided by 2.

3 Count By Two

- 0 Memory address counter is incremented every character clock
- 1 Memory address counter is incremented every two character clocks, used in conjunction with bit 5 of 0Fh.

Note: This bit is used in conjunction with CR14 bit-5. The net effect is as follows:

		Increment
CR14	CR17	Addressing
<u>Bit-5</u>	<u>Bit-3</u>	Every
0	0	1 CČLK
0	1	2 CCLK
1	0	4 CCLK
1	1	2 CCLK

Note: In Hercules graphics and Hi-res CGA modes, address increments every two clocks.

- 4 Reserved (0)
- 5 Address Wrap (effective only in word mode)
 - 0 Wrap display memory address at 16 KBytes. Used in IBM CGA mode.
 - 1 Normal operation (extended mode).

6 Word Mode or Byte Mode

- 0 Select Word Mode. In this mode the display memory address counter bits are shifted down by one, causing the most-significant bit of the counter to appear on the least-significant bit of the display memory address output
- 1 Select byte mode

Note: This bit is used in conjunction with CR14 bit-6 to select byte, word, or double word memory addressing as follows:

CR14	CR17	
<u>Bit-6</u>	<u>Bit-6</u>	Addressing Mode
0	0	Word Mode
0	1	Byte Mode
1	0	Double Word Mode
1	1	Double Word Mode

Display memory addresses are affected as shown in the table on the following page.

- 7 CRTC Reset
 - 0 Force HSYNC and VSYNC inactive. No other registers or outputs affected.
 - 1 Normal Operation

This bit is cleared by RESET.


Display memory addresses are affected by CR17 bit 6 as shown in the table below:

Logical	<u>Physi</u>	cal Memory	Address
Memory	Byte	Word	Double Word
Address	Mode	Mode	Mode
MA00	A00	Note 1	Note 2
MA01	A01	A00	Note 3
MA02	A02	A01	A00
MA03	A03	A02	A01
MA04	A04	A03	A02
MA05	A05	A04	A03
MA06	A06	A05	A04
MA07	A07	A06	A05
MA08	A08	A07	A06
MA09	A09	A08	A07
MA10	A10	A09	A08
MA11	A11	A10	A09
MA12	A12	A11	A10
MA13	A13	A12	A11
MA14	A14	A13	A12
MA15	A15	A14	A13

Note 1 = A13 * NOT CR17 bit 5 + A15 * CR17 bit 5 Note 2 = A12 xor (A14 * XR04 bit 2) Note 3 = A13 xor (A15 * XR04 bit 2)

LINE COMPARE REGISTER (CR18)

Read/Write at I/O Address 3B5h/3D5h Index 18h Group 3 Protection




7-0 Line Compare Target

These are the low order 8 bits of a 10-bit register. The 9th and 10th bits are located in the CRT Controller Overflow and Maximum Scan Line Registers, respectively. This register is used to implement a split screen function. When the scan line counter value is equal to the contents of this register, the memory address counter is cleared to 0. The display memory address counter then sequentially addresses the display memory starting at address 0. Each subsequent row address is generated by the addition of the Offset Register contents. This register is not affected by the double scanning bit (CR09 bit 7).

MEMORY DATA LATCH REGISTER (CR22)

Read only at I/O Address 3B5h/3D5h Index 22h




This register may be used to read the state of Graphics Controller Memory Data Latch 'n', where 'n' is controlled by the Graphics Controller Read Map Select Register (GR04 bits 0–1) and is in the range 0–3.

Writes to this register are not decoded and will be ignored.

This is a standard VGA register which was not documented by IBM.

ATTRIBUTE CONTROLLER TOGGLE REGISTER (CR24)

Read only at I/O Address 3B5h/3D5h Index 24h




This register may be used to read back the state of the attribute controller index/data latch.

Writes to this register are not decoded and will be ignored.

This is a standard VGA register which was not documented by IBM.

CLEAR VERTICAL DISPLAY ENABLE FFh (CR3X) *Write only at I/O Address 3B5h/3D5h*

Write only at I/O Address 3B5h/3D5h Index 3xh



Writing odd data values to CRTC index 30-3Fh causes the vertical display enable flip-flop to be cleared. The flip-flop is automatically set by reaching vertical total. The effect of this is to force a longer vertical retrace period. There are two side effects of terminating vertical display enable early: first, the screen blanks early for one frame causing a minor visual disturbance and second, the sequencer gives more display memory cycles to the CPU because vertical display is not enabled.

Reads from this register are not decoded and will return indeterminate data.


This is a standard VGA register which was not documented by IBM.

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
GRX	Graphics Index	_	RW	3CEh	1	65
GR00	Set/Reset	00h	RW	3CFh	1	65
GR01	Enable Set/Reset	01h	RW	3CFh	1	66
GR02	Color Compare	02h	RW	3CFh	1	66
GR03	Data Rotate	03h	RW	3CFh	1	67
GR04	Read Map Select	04h	RW	3CFh	1	67
GR05	Graphics mode	05h	RW	3CFh	1	68
GR06	Miscellaneous	06h	RW	3CFh	1	70
GR07	Color Don't Care	07h	RW	3CFh	1	70
GR08	Bit Mask	08h	RW	3CFh	1	71

Graphics Controller Registers

GRAPHICS CONTROLLER INDEX REGISTER (GRX)

Write only at I/O Address 3CEh Group 1 Protection




3-0 Graphics Controller Index

These bits contain a 4-bit index value used to access graphics controller data registers at indices 0-8.

7-4 Reserved (0)

SET/RESET REGISTER (GR00)

Read/Write at I/O Address 3CFh Index 00h Group 1 Protection



The SET/RESET and ENABLE SET/RESET registers are used to 'expand' 8 bits of CPU data to 32 bits of display memory.

3-0 Set / Reset Planes 3-0


When the Graphics Mode register selects Write Mode 0, all 8 bits of each display memory plane are set as specified in the corresponding bit in this register. The Enable Set/Reset register (GR01) allows selection of some of the source of data to be written to individual planes. In Write Mode 3 (see GR05), these bits determine the color value.

7-4 Reserved (0)



ENABLE SET/RESET REGISTER (GR01)

Read/Write at I/O Address 3CFh Index 01h Group 1 Protection



3-0 Enable Set / Reset Planes 3-0


This register works in conjunction with the Set/Reset register (GR00). The Graphics Mode register must be programmed to Write Mode 0 in order for this register to have any effect.

- 0 The corresponding plane is written with the data from the CPU data bus
- 1 The corresponding plane is set to 0 or 1 as specified in the Set/Reset Register

7-4 Reserved (0)

COLOR COMPARE REGISTER (GR02)

Read/Write at I/O Address 3CFh Index 02h Group 1 Protection



3-0 Color Compare Planes **3-0**


This register is used to 'reduce' 32 bits of memory data to 8 bits for the CPU in 4plane graphics mode. These bits provide a reference color value to compare to data read from display memory planes 0-3. The Color Don't Care register (GR07) is used to affect the result. This register is active only if the Graphics Mode register (GR05) is set to Read Mode 1. A match between the memory data and the Color Compare register (GR02) (for the bits specified in the Color Don't Care register) causes a logical 1 to be placed on the CPU data bus for the corresponding data bit; a mis-match returns a logical 0.

7-4 Reserved (0)



DATA ROTATE REGISTER (GR03)

Read/Write at I/O Address 3CFh Index 03h Group 1 Protection



2-0 Data Rotate Count

These bits specify the number of bits to rotate to the right the data being written by the CPU. The CPU data bits are first rotated, then subjected to the logical operation as specified in the Function Select bit field. The rotate function is active only if the Graphics Mode register is programmed for Write Mode 0.

4-3 Function Select

These Function Select bits specify the logical function performed on the contents of the processor latches (loaded on a previous CPU read cycle) before the data is written to display memory. These bits operate as follows:

Bit 4 Bit 3 Result


0	0	No change to the Data,
		Latches are updated
Δ	1	Logical 'AND' botwaan Data

- 0 1 Logical 'AND' between Data and latched data
- 1 0 Logical 'OR' between Data and latched data
- 1 1 Logical 'XOR' between Data and latched data

7-5 Reserved (0)

READ MAP SELECT REGISTER (GR04)

Read/Write at I/O Address 3CFh Index 04h Group 1 Protection



1-0 Read Map Select

This register is also used to 'reduce' 32 bits of memory data to 8 bits for the CPU in the 4-plane graphics mode. These bits select the memory plane from which the CPU reads data in Read Mode 0. In Odd/Even mode, bit-0 is ignored. In Quad mode, bits 0 and 1 are both ignored.

The four memory maps are selected as follows:


<u>Bit 1</u>	<u>Bit 0</u>	Map Selected
0	0	Plane 0
0	1	Plane 1
1	0	Plane 2
1	1	Plane 3

7-2 Reserved (0)



GRAPHICS MODE REGISTER (GR05)

Read/Write at I/O Address 3CFh Index 05h Group 1 Protection



1-0 Write Mode

For 16-bit writes, the operation is repeated on the lower and upper bytes of CPU data.

- <u>1</u> <u>0</u> Write Mode
- 0 0 Write mode 0. Each of the four display memory planes is written with the CPU data rotated by the number of counts in the Rotate Register, except when the Set/Reset Register is enabled for any of the four planes. When the Set/Reset Register is enabled, the corresponding plane is written with the data stored in the Set/Reset Register.
- 0 1 **Write mode 1**. Each of the four display memory planes is written with the data previously loaded in the processor latches. These latches are loaded during all read operations.
- Write mode 2. The CPU data bus 1 0 data is treated as the color value for the addressed byte in planes 0-3. All eight pixels in the addressed byte are modified unless protected by the Bit Mask register setting. A logical 1 in the Bit Mask register sets the corresponding pixel in the addressed byte to the color specified on the data bus. A 0 in the Bit Mask register sets the corresponding pixel in the addressed byte to the

corresponding pixel in the processor latches. The Set/Reset and Enable Set/Reset registers are ignored. The Function Select bits in the Data Rotate register are used.

1 Write mode 3. The CPU data is rotated then logically ANDed with the contents of the Bit Mask register (GR08) and then treated as the addressed data's bit mask, while the contents of the Set/Reset register is treated as the color value.

A '0' on the data bus (mask) causes the corresponding pixel in the addressed byte to be set to the corresponding pixel in the processor latches.

A '1' on the data bus (mask) causes the corresponding pixel in the addressed byte to be set to the color value specified in the Set/Reset register.

The Enable Set/Reset register is ignored. The Data Rotate is used. This write mode can be used to fill an area with a single color and pattern.

2 Reserved (0)

1

3 Read Mode

- 0 The CPU reads data from one of the planes as selected in the Read Map Select register.
- 1 The CPU reads the 8-bit result of the logical comparison between all eight pixels in the four display planes and the contents of the Color Compare and Color Don't Care registers. The CPU reads a logical 1 if a match occurs for each pixel and logical 0 if a mis-match occurs. In 16-bit read cycles, this operation is repeated on the lower and upper bytes.

(Continued on following page)



4 Odd/Even Mode

- 0 All CPU addresses sequentially access all planes
- 1 Even CPU addresses access planes 0 and 2, while odd CPU addresses access planes 1 and 3. This option is useful for compatibility with the IBM CGA memory organization.

6-5 Shift Register Mode

These two bits select the data shift pattern used when passing data from the four memory planes through the four video shift registers. If data bits 0-7 in memory planes 0-3 are represented as M0D0-M0D7, M1D0-M1D7, M2D0-M2D7, and M3D0-M3D7 respectively, then the data in the serial shift registers is shifted out as follows:

<u>65</u>	Last Bit Shifted <u>Out</u>		Shift Direction					1st Bit Shifted <u>Out</u>	Out- put <u>to:</u>
00:	M0D0	M0D1	M0D2	M0D3	M0D4	M0D5	M0D6	M0D7	Bit 0
	M1D0	M1D1	M1D2	M1D3	M1D4	M1D5	M1D6	M1D7	Bit 1
	M2D0	M2D1	M2D2	M2D3	M2D4	M2D5	M2D6	M2D7	Bit 2
	M3D0	M3D1	M3D2	M3D3	M3D4	M3D5	M3D6	M3D7	Bit 3
01:	M1D0	M1D2	M1D4	M1D6	M0D0	M0D2	M0D4	M0D6	Bit 0
	M1D1	M1D3	M1D5	M1D7	M0D1	M0D3	M0D5	M0D7	Bit 1
	M3D0	M3D2	M3D4	M3D6	M2D0	M2D2	M2D4	M2D6	Bit 2
	M3D1	M3D3	M3D5	M3D7	M2D1	M2D3	M2D5	M2D7	Bit 3
1x:	M3D0	M3D4	M2D0	M2D4	M1D0	M1D4	M0D0	M0D4	Bit 0
	M3D1	M3D5	M2D1	M2D5	M1D1	M1D5	M0D1	M0D5	Bit 1
	M3D2	M2D6	M3D2	M2D6	M1D2	M1D6	M0D2	M0D6	Bit 2
	M3D3	M3D7	M2D3	M2D7	M1D3	M1D7	M0D3	M0D7	Bit 3

- **Note:** If the Shift Register is not loaded every character clock (see SR01 bits 2&4) then the four 8-bit shift registers are effectively 'chained' with the output of shift register 1 becoming the input to shift register 0 and so on. This allows one to have a large monochrome (or 4 color) bit map and display one portion thereof.
- Note: If XR28 bit-4 is set (8-bit video path), GR05 bit-6 must be set to 0:


0x and XR28 bit-4=1: M3D0 M2D0 M1D0 M0D0 Bit 0 M2D1 M1D1 M3D1 M0D1 Bit 1 M1D2 M3D2 M2D2 M0D2 Bit 2 M3D3 M2D3 M1D3 M0D3 Bit 3 M3D4 M2D4 M0D4 Bit 4 M1D4 M3D5 M2D5 M1D5 M0D5 Bit 5 M3D6 M2D6 M1D6 M0D6 Bit 6 M3D7 M2D7 M1D7 M0D7 Bit 7

7 Reserved (0)



MISCELLANEOUS REGISTER (GR06)

Read/Write at I/O Address 3CFh Index 06h Group 1 Protection



0 Graphics/Text Mode

- 0 Text Mode
- 1 Graphics mode

1 Chain Odd/Even Planes

This mode can be used to double the address space into display memory.

1 CPU address bit A0 is replaced by a higher order address bit. The state of A0 determines which memory plane is to be selected:

$$A0 = 0$$
: select planes 0 and 2
 $A0 = 1$: select planes 1 and 3

0 A0 not replaced

3-2 Memory Map Mode

These bits control the mapping of the display memory into the CPU address space as follows (also used in extended modes):


Bit 3 Bit 2 CPU Address

0	0	A0000h-BFFFFh
0	1	A0000h-AFFFFh
1	0	B0000h-B7FFFh
1	1	B8000h-BFFFFh

7-4 Reserved (0)

COLOR DON'T CARE REGISTER (GR07)

Read/Write at I/O Address 3CFh Index 07h Group 1 Protection



3-0 Ignore Color Plane (3-0)


- 0 This causes the corresponding bit of the Color Compare register to be a don't care during a comparison.
- 1 The corresponding bit of the Color Compare register is enabled for color comparison. This register is active in Read Mode 1 only.

7-4 Reserved (0)



BIT MASK REGISTER (GR08)

Read/Write at I/O Address 3CFh Index 08h Group 1 Protection



7-0 Bit Mask

This bit mask is applicable to any data written by the CPU, including that subject to a rotate, logical function (AND, OR, XOR), Set/Reset, and No Change. In order to execute a proper read-modify-write cycle into displayed memory, each byte must first be read (and latched by the VGA), the Bit Mask register set, and the new data then written. The bit mask applies to all four planes simultaneously.

- 0 The corresponding bit in each of the four memory planes is written from the corresponding bit in the latches
- 1 Unrestricted manipulation of the corresponding data bit in each of the four memory planes is permitted





Attribute Controller and VGA Color Palette Registers

Register Mnemonic	Register Name	Index	Access	I/O Address	Protect Group	Page
ARX	Attribute Index (for 3C0/3C1h)	_	RW	3C0h	1	73
AR00-AR0F	Attribute Controller Color Data	00-0Fh	RW	3C0h/3C1h	1	74
AR10 AR11 AR12 AR13 AR14	Mode Control Overscan Color Color Plane Enable Horizontal Pixel Panning Pixel Pad	10h 11h 12h 13h 14h	RW RW RW RW RW	3C0h/3C1h 3C0h/3C1h 3C0h/3C1h 3C0h/3C1h 3C0h/3C1h	1 1 1 1	74 75 75 76 76
DACMASK DACSTATE DACRX DACX DACX	Color Palette Pixel Mask Color Palette State Color Palette Read-Mode Index Color Palette Index (for 3C9h) Color Palette Data	_ _ _ 00-FFh	RW R W RW RW	3C6h 3C7h 3C7h 3C8h 3C9h	6 - 6 6 6	77 77 78 78 78


In regular VGA mode, all Attribute Controller registers are located at the same byte address (3C0h) in the CPU I/O space. An internal flip-flop controls the selection of either the Attribute Index or Data Registers. To select the Index Register, an I/O Read is executed to address 3BAh/3DAh to clear this flipflop. After the Index Register has been loaded by an I/O Write to address 3C0h, this flip-flop toggles, and the Data Register is ready to be accessed. Every I/O Write to address 3C0h toggles this flip-flop. The flip-flop does not have any effect on the reading of the Attribute Controller registers. The Attribute Controller index register is always read back at address 3C0h, the data register is always read back at address 3C1h.

In one of the extended modes (See "CPU Interface Register"), the Attribute Controller Index register is located at address 3C0h and the Attribute Controller Data register is located at address 3C1h (to allow word I/O accesses). In another extended mode, the Attribute Controller can be both read and written at either 3C0h or 3C1h (EGA compatible mode).

The VGA color palette logic is used to further modify the video color output following the attribute controller color registers. The color palette logic is contained on-chip, however an external color palette chip may still be used by disabling the internal color palette (see XR06). DAC logic is provided on-chip (or in the external 'RAMDAC' chip if used) to convert the final video output of the color palette to analog RGB outputs for use in driving a CRT display.

ATTRIBUTE INDEX REGISTER (ARX)

Read/Write at I/O Address 3C0h Group 1 Protection



4-0 Attribute Controller Index

These bits point to one of the internal registers of the Attribute Controller.


5 Enable Video

- 0 Disable video, allowing the Attribute Controller Color registers to be accessed by the CPU
- 1 Enable video, causing the Attribute Controller Color registers (AR00-AR0F) to be inaccessible to the CPU
- **7-6** Reserved (0)

.....®

ATTRIBUTE CONTROLLER COLOR REGISTERS (AR00-AR0F)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 00-0Fh Group 1 Protection or XR63 bit-6




5-0 Color Value

These bits are the color value in the respective attribute controller color register as pointed to by the attribute index register.

7-6 Reserved (0)

ATTRIBUTE CONTROLLER MODE CONTROL REGISTER (AR10)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 10h Group 1 Protection



0 Text/Graphics Mode

- 0 Select text mode
- 1 Select graphics mode

1 Monochrome/Color Display

- 0 Select color display attributes
- 1 Select mono display attributes

2 Enable Line Graphics Character Codes

This bit is dependent on bit 0 of the Override register.

- 0 Make the ninth pixel appear the same as the background
- 1 For special line graphics character codes (0C0h-0DFh), make the ninth pixel identical to the eighth pixel of the character. For other characters, the ninth pixel is the same as the background.
- 3 Enable Blink/Select Background Intensity

The blinking counter is clocked by the VSYNC signal. The Blink frequency is defined in the Blink Rate Control Register (XR60).

- 0 Disable Blinking and enable text mode background intensity
- 1 Enable the blink attribute in text and graphics modes.

4 Reserved (0)

5 Split Screen Horizontal Panning Mode

- 0 Scroll both screens horizontally as specified in the Pixel Panning register
- 1 Scroll horizontally only the top screen as specified in the Pixel panning register

6 256 Color Output Assembler

- 0 6-bits of video (translated from 4-bits by the internal color palette) are output every dot clock
- 1 Two 4-bit sets of video data are assembled to generate 8-bit video data at half the frequency of the internal dot clock (256 color mode).


7 Video Output 5-4 Select

- 0 Video bits 4 and 5 are generated by the internal Attribute Controller color palette registers
- 1 Video bits 4 and 5 are the same as bits 0 and 1 in the Pixel Pad register (AR14)



OVERSCAN COLOR REGISTER (AR11)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 11H Group 1 Protection




7-0 Overscan Color

These 8 bits define the overscan (border) color value. For monochrome displays, these bits should be zero.

The border color is displayed in the interval after Display Enable End and before Blank Start (end of display area; i.e. right side and bottom of screen) and between Blank End and Display Enable Start (beginning of display area; i.e. left side and top of screen).

COLOR PLANE ENABLE REGISTER (AR12)

Read at I/O Address 3C1h Write at I/O Address 3C0/1h Index 12h Group 1 Protection



3-0 Color Plane (3-0) Enable

- 0 Force the corresponding color plane pixel bit to 0 before it addresses the color palette
- 1 Enable the plane data bit of the corresponding color plane to pass

5-4 Display Status Select


These bits select two of the eight color outputs to be read back in the Input Status Register 1 (port 3BAh or 3DAh). The output color combinations available on the status bits are as follows:

		Status 1	Register 1
Bit 5	Bit 4	Bit 5	Bit 4
0	0	P2	PO
0	1	P5	P4
1	0	P3	P1
1	1	P7	P6

7-6 Reserved (0)

ATTRIBUTE CONTROLLER HORIZONTAL PIXEL PANNING REGISTER (AR13)

Read at I/O Address 3C1h Write At I/O Address 3C0/1h Index 13h Group 1 Protection



3-0 Horizontal Pixel Panning


These bits select the number of pixels to shift the display horizontally to the left. Pixel panning is available in both text and graphics modes. In 9 pixel/character text mode, the output can be shifted a maximum of 9 pixels. In 8 pixel/character text mode and all graphics modes a maximum shift of 8 pixels is possible. In 256-color mode (output assembler AR10 bit-6 = 1), bit 0 of this register must be 0 which results in only 4 panning positions per display byte. In Shift Load 2 and Shift Load 4 modes, register CR08 provides single pixel resolution for panning. Panning is controlled as follows:

	Number of Pixels Shifted			
AR13	9-dot mode	8-dot mode	256-color mode	
AKIS	moue	moue	moue	
0	1	0	0	
1	2	1		
2	3	2	1	
3	4	3		
4	5	4	2	
5	6	5		
6	7	6	3	
7	8	7		
8	0			

7-4 Reserved (0)

ATTRIBUTE CONTROLLER PIXEL PAD REGISTER (AR14) Read at I/O Address 3C1h Write At I/O Address 3C0/1h Index 14h

Group 1 Protection



1-0 Video Bits 5-4

These bits are output as video bits 5 and 4 when AR10 bit-7 = 1. They are disabled in the 256 color mode.


3-2 Video Bits 7-6

These bits are output as video bits 7 and 6 in all modes except 256-color mode.

7-4 Reserved (0)

COLOR PALETTE PIXEL MASK REGISTER (DACMASK) Read/Write at I/O Address


Group 6 Protection



The contents of this register are logically ANDed with the 8 bits of video data coming into the color palette. Zero bits in this register therefore cause the corresponding address input to the color palette to be zero. For example, if this register is programmed with 7, only color palette registers 0-7 would be accessible; video output bits 3-7 would be ignored and all color values would map into the lower 8 locations in the color palette.

This register is physically located on-chip (the chip will respond directly if the internal color palette is enabled). This register is also implemented in external color palette chips (RAMDACs) and the external copy will be used if an external RAMDAC is used instead (the on-chip mask register will be ignored if the internal color palette is disabled). Reads from this I/O location cause the PALRD/ pin to be asserted if the internal color palette is disabled. Writes to this I/O location cause the PALWR/ pin to be asserted if the internal color palette is disabled. If the internal color palette is disabled. If the internal color palette is disabled, the functionality of this port is therefore determined by the external palette chip.

COLOR PALETTE STATE REGISTER (DACSTATE) *Read only at I/O Address 3C7h*



1-0 Palette State 1-0

Status bits indicate the I/O address of the last CPU write to the Color Palette:

- 00 The last write was to 3C8h (write mode)
- 11 The last write was to 3C7h (read mode)

7-2 Reserved (0)

To allow saving and restoring the state of the video subsystem, this register is required since the color palette index register is automatically incremented differently depending on whether the index is written at 3C7h or 3C8h.

This register is physically located on-chip (PALRD/ is *not* asserted for reads from this I/O address independent of whether the internal palette is enabled or disabled).




COLOR PALETTE READ-MODE INDEX REGISTER (DACRX)

Write only at I/O Address 3C7h Group 6 Protection


COLOR PALETTE INDEX REGISTER (DACX)

Read/Write at I/O Address 3C8h Group 6 Protection



COLOR PALETTE DATA REGISTERS (DACDATA 00-FF) *Read/Write at I/O Address 3C0h*

Read/Write at I/O Address 3C9h Index 00h-FFh Group 6 Protection



The color palette index and data registers are physically located on-chip <u>and</u> in the external color palette chip <u>if one is used</u>. Which set of registers is used depends on whether the on-chip color palette is enabled. If the on-chip palette is <u>enabled</u>, PALRD/ and PALWR/ are never active. If the on-chip color palette is <u>disabled</u>, PALRD/ and PALWR/ are active on I/O reads and writes respectively to enable the external palette chip. In either case, the index register is used to point to one of 256 data registers. Each data register is either 18 or 24 bits in length depending on the type of palette chip used (6 or 8 bits each for red, green, and blue), so the data values must be read as a sequence of 3 bytes. After writing the index register (3C7h or 3C8h), data values may be read from or written to the color palette data register port (3C9h) in sequence: first red, then green, then blue, then repeat for the next location if desired (the index is incremented automatically by the palette logic).

The index may be written at 3C7h and may be read or written at 3C8h. When the index value is written to either port, it is written to both the index register and a 'save' register. The save register (not the index register) is used by the palette logic to point at the current data register. When the index value is written to 3C7h (**read mode**), it is written to both the index register and the save register, then the index register is <u>automaticallyincremented</u>. When the index value is written to 3C8h (**write mode**), the automatic incrementing of the index register does not occur.

After the third of the three sequential data reads from (or writes to) 3C9h is completed, the save and index registers are both automatically incremented by the palette logic. This allows the entire palette (or any subset) to be read (written) by writing the index of the first color in the set, then sequentially reading (writing) the values for each color, without having to reload the index every three bytes.

The state of the RGB sequence is not saved; the user must access each three bytes in an uninterruptible sequence (or be assured that interrupt service routines will not access the palette index or data registers). When the index register is written (at either port), the RGB sequence is restarted. Data value reads and writes may be intermixed; either reads or writes increment the palette logic's RGB sequence counter.

The palette's save register always contains a value one less than the readable index value if the last index write was to the 'read mode' port. The state is saved for which port (3C7h or 3C8h) was last written and that information is returned on reads from 3C7h (PALRD/ is only asserted on reads from 3C8h and <u>not</u> on reads from 3C7h if the internal palette is disabled). Writes to 3C7h or 3C8h cause the PALWR/ pin to be asserted if the on-chip palette is disabled.

If the on-chip color palette is disabled, the functionality of the index and data ports is determined by the external palette chip.

Extension Registers

Register	Register			I/O		State After	
Mnemonic	Group	Extension Register Name	Index	Access	Address	Reset	Page
XRX		Extension Index		RW	3D6h	- x x x x x x x x	81
XR00	Misc	Chip Version	00h	RO	3D7h	1000 r r r r	81
XR01	Misc	Configuration	01h	RO	3D7h	d	82
XR02	Misc	CPU Interface	02h	RW	3D7h	00000000	83
XR04	Misc	Memory Control	04h	RW	3D7h	00000000	83
XR06	Misc	Color Palette Control	06h	RW	3D7h	00000000	84
XR0D	Misc	Auxiliary Offset	0Dh	RW	3D7h	0 0	86
XR0E	Misc	Text Mode Control	0Eh	RW	3D7h	0 0	86
XR0F	Misc	Software Flags 2	0Fh	R/W	3D7h	x	86
XR28	Misc	Video Interface	28h	RW	3D7h	00000000	97
XR2B	Misc	Default Video	2Bh	RW	3D7h	00000000	98
XR44	Misc	Software Flags	44h	RW	3D7h	x	100
XR70	Misc	Setup / Disable Control	70h	RW	3D7h	0	120
XR7F	Misc	Diagnostic	7Fh	RW	3D7h	00 x x x x 0 0	121
XR0B	Mapping	CPU Paging	0Bh	RW	3D7h	00000	85
XR0C	Mapping	Start Address Top	0Ch	RW	3D7h	0 0	85
XR10	Mapping	Single/Low Map	10h	RW	3D7h	x	87
XR11	Mapping	High Map	11h	RW	3D7h	x x x x x x x x x	87
XR14	Compatibility	Emulation Mode	14h	RW	3D7h	0000hh00	88
XR15	Compatibility	Write Protect	15h	RW	3D7h	00000000	89
XR1F	Compatibility	Virtual EGA Switch	1Fh	RW	3D7h	0 x x x x	93
XR7E	Compatibility	CGA/Hercules Color Select	7Eh	RW	3D7h	x x x x x x x	121
XR18	Alternate	Alternate Horizontal Display End	18h	RW	3D7h	x	90
XR19	Alternate	Alt H Sync Start / Half Line Compare	19h	RW	3D7h	x	90
XR1A	Alternate	Alternate Horizontal Sync End	1Ah	RW	3D7h	x	91
XR1B	Alternate	Alternate Horizontal Total	1Bh	RW	3D7h	x	91
XR1C	Alternate	Alternate H Blank Start / H Panel Size	1Ch	RW	3D7h	x	92
XR1D	Alternate	Alternate Horizontal Blank End	1Dh	RW	3D7h	0 x x x x x x x x	92
XR1E	Alternate	Alternate Offset	1Eh	RW	3D7h	x	93
XR21	Alternate	Alternate Horizontal Sync Start	21h	RW	3D7h	x	94
XR22	Alternate	Alternate Horizontal Sync End	22h	RW	3D7h	x	94
XR23	Alternate	Alternate Horizontal Total Register	23h	RW	3D7h	x	95
XR24	Alternate	Alternate Maximum Scan Line	24h	RW	3D7h	x x x x x	96
XR25	Alternate	Alternate Text Mode H Virtual Panel Size	25h	RW	3D7h	x	96

Reset Codes:

x = Not changed by RESET (indeterminate on power-up) d = Set from the corresponding data bus pin on falling edge of RESET h = Read-only Hercules Configuration Register Readback bits

 $\begin{array}{ll} -= & \text{Not implemented (always reads 0)} \\ r = & \text{Chip revision \# (starting from 0000)} \\ 0/1 = & \text{Reset to 0 or 1 by falling edge of RESET} \end{array}$

Extension Registers

Register	Register			I/O		State After	
Mnemonic	Group	Extension Register Name	Index	Access	Address	Reset	Page
XR2C	Flat Panel	Vertical Sync (FLM) Delay	2Ch	RW	3D7h	x x x x x x x x x	98
XR2D	Flat Panel	Horizontal Sync (LP) Delay	2Dh	RW	3D7h	x	99
XR2E	Flat Panel	Horizontal Sync (LP) Delay	2Eh	RW	3D7h	x	99
XR2F	Flat Panel	Horizontal Sync (LP) Width	2Fh	RW	3D7h	x	100
XR50	Flat Panel	Panel Format	50h	RW	3D7h	x	101
XR51	Flat Panel	Display Type	51h	RW	3D7h	x x x x x 0 x x	102
XR52	Flat Panel	Power Down Control	52h	RW	3D7h	$0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0$	103
XR53	Flat Panel	Line Graphics Override	53h	RW	3D7h	x - x x x x x 0	104
XR54	Flat Panel	Panel Interface	54h	RW	3D7h	x	105
XR55	Flat Panel	Horizontal Compensation	55h	RW	3D7h	x x x x x x	106
XR56	Flat Panel	Horizontal Centering	56h	RW	3D7h	x	107
XR57	Flat Panel	Vertical Compensation	57h	RW	3D7h	- x x x x x x x x	108
XR58	Flat Panel	Vertical Centering	58h	RW	3D7h	x	109
XR59	Flat Panel	Vertical Line Insertion	59h	RW	3D7h	- x x - x x x x	109
XR5A	Flat Panel	Vertical Line Replication	5Ah	RW	3D7h	x x x x	110
XR5B	Flat Panel	Panel Power Sequencing Delay	5Bh	RW	3D7h	0 1 1 1 0 0 0 1	110
XR5E	Flat Panel	ACDCLK Control	5Eh	RW	3D7h	x	111
XR5F	Flat Panel	Power Down Mode Refresh	5Fh	RW	3D7h	* * * * * * * * *	111
XR60	Flat Panel	Blink Rate Control	60h	RW	3D7h	$1\ 0\ 0\ 0\ 0\ 1\ 1$	112
XR61	Flat Panel	SmartMap TM Control	61h	RW	3D7h	* * * * * * * * *	113
XR62	Flat Panel	SmartMap TM Shift Parameter	62h	RW	3D7h	* * * * * * * * *	114
XR63	Flat Panel	SmartMap TM Color Mapping Control	63h	RW	3D7h	x - x x x x x x x	114
XR64	Flat Panel	Alternate Vertical Total	64h	RW	3D7h	* * * * * * * * *	115
XR65	Flat Panel	Alternate Overflow	65h	RW	3D7h	x x x x x x	115
XR66	Flat Panel	Alternate Vertical Sync Start	66h	RW	3D7h	* * * * * * * * *	116
XR67	Flat Panel	Alternate Vertical Sync End	67h	RW	3D7h	x x x x	116
XR68	Flat Panel	Vertical Panel Size	68h	RW	3D7h	* * * * * * * * *	117
XR6C	Flat Panel	Programmable Output Drive	6Ch	RW	3D7h	0 0 0 0 0 0 0 0 0	117
XR6E	Flat Panel	Polynomial FRC Control	6Eh	RW	3D7h	10111101	118
XR6F	Flat Panel	Frame Buffer Control	6Fh	RW	3D7h	x x x 0 0 0	119
XR7D	Flat Panel	Compensation Diagnostic	7Dh	RO	3D7h		120

Reset Codes:


 $\begin{array}{l} x = Not \ changed \ by \ RESET \ (indeterminate \ on \ power-up) \\ d = Set \ from \ the \ corresponding \ data \ bus \ pin \ on \ falling \ edge \ of \ RESET \\ h = Read-only \ Hercules \ Configuration \ Register \ Readback \ bits \end{array}$

-= Not implemented (always reads 0)
 r = Chip revision # (starting from 0000)
 0/1 = Reset to 0 or 1 by falling edge of RESET



EXTENSION INDEX REGISTER (XRX)

Read/Write at I/O Address 3B6h/3D6h




6-0 Extensions Index

Index value used to access the extension registers

7 Reserved (0)

CHIPS VERSION REGISTER (XR00)

Read only at I/O Address 3B7h/3D7h Index 00h



7-0 Chip Version - Chip Versions start at 81h in the 65525 and are incremented for every silicon step.

Note that the chip type is the same as the 65530.

	XR54	XR54	1							
	3:2 or	5:4 of	r OSC = 0 ((Oscillators)	OSC = 0	(Oscillators)	OSC = 1 (Clock (Chip)†	OSC = 1 (Clock Chip)†
XR02	MSR	FCR	56M/ = 0 (1	Mclk=56.644)	56M/ = 1 (Mclk=50.350)	56M/=0 (Mclk=CLK()=56.6445	6M/=1 (Mcll	x=CLK0=50.350
<u>Bit-1</u>	<u>3:2</u>	<u>1:0</u>	<u>Pclk Freq (</u>	Clk Selected	clk Freq	(Clk Selected	Pclk Freq (Clkin=C	LK1)	Pclk Freq (C	Clkin=CLK1)
0	00	XX	25.175 MH	lz (CLK0÷2)	25.175 M	Hz (CLK0÷2)	25.175 MHz (Clkin÷	2,Sel=01)	25.175 MHz	(MCLK÷2)
0	01	XX	28.322 MH	Iz (CLK1÷2)	28.322 M	Hz (CLK1)	28.322 MHz (MCL)	K÷2)	28.322 MHz	(Clkin,Sel=01)
х	1x	00	40.000 MH	Iz (CLK2)	40.000 M	Hz (CLK2)	40.000 MHz (Clkin,	Sel=00)	40.000 MHz	(Clkin,Sel=00)
х	1x	01	50.350 MH	Iz (CLK1)	28.322 M	Hz (CLK1)	50.350 MHz (Clkin,	Sel=01)	28.322 MHz	(Clkin,Sel=01)
х	1x	10	56.644 MH	Iz (CLK0)†††	50.350 M	Hz (CLK0)†††	User-defined (Clkin,	Sel=10)†	User-defined	(Clkin,Sel=10)†
Х	1x	11	44.900 MH	Iz (CLK3)	44.900 M	Hz (CLK3)	44.900 MHz (Clkin,	Sel=11)	44.900 MHz	(Clkin,Sel=11)
1	00	xx	14.161 MH	Iz (CLK1÷4)	14.161 M	Hz (CLK1÷2)	14.161 MHz (MCI	LK÷4) 1	14.161 MHz (Clkin÷2,Sel=01)
1	01	XX	16.783 MH	lz (CLK0÷3)	16.783 M	Hz (CLK0÷3)	16.783 MHz (Clkin÷3	8,Sel=01)	16.783 MH	Iz (MCLK÷3)

XR01 Pixel Clock Frequency Generation



† Alternatively, an external clock multiplexer may be used to select between multiple discrete oscillators of the frequencies listed


† One additional user-defined frequency is available by using the clock chip option (more using the 82C404 programmable clock).

 $\uparrow \uparrow \uparrow$ Pixel clock frequencies ≥ MCLK are generally not useful (no memory bandwidth is available for CPU accesses to display memory).



CONFIGURATION REGISTER (XR01)

Read only at I/O Address 3B7h/3D7h Index 01h



These bits latch the state of memory address bus A (AA bus) bits 0-7 on the falling edge of RESET. The state of bits 0-5 after RESET effect chip internal logic as indicated below; bits 6-7 have no hardware effect on the chip. AA0-5 have on-chip high-value pullups.

This register is not related to the Virtual EGA Switch register (XR1F).

1-0 CPU Bus Type

- 00 PI bus
- 01 MC bus
- 10 Local Bus
- 11 ISA bus (default)
- 2 Pixel Clock Source (OSC/)
 - Oscillator Configuration:
 CLK0-CLK3 are pixel clock inputs
 CLK0 or CLK1 pin is MCLK input
 - 1 <u>Clock Chip Configuration: (default)</u>

CLK0 pin is MCLK input CLK1 pin is pixel clock input CLK2 pin is CLKSEL0 output CLK3 pin is CLKSEL1 output

Note: Actual pixel clock frequencies generated (and how the CLKSEL1-0 outputs are driven) is determined by Miscellaneous Output register bits 3-2 and by Feature Control Register bits 1-0 in CRT mode and by Flat Panel Interface Register (XR54) bits 5-2 in flat panel mode.

3 Memory Clock Source (56M/)

0 <u>MCLK = 56.644 MHz (80ns RAMs)</u>

If bit-2=0 (oscillators):

CLK0=50.350 MHz CLK1=56.644 MHz (MCLK src) CLK2=40.000 MHz CLK3=44.900 MHz

If bit-2=1 (clock chip):

MCLK (CLK0)=56.644 MHz Clock Select 0=40.000 MHz Clock Select 1=50.350 MHz Clock Select 2=User-defined Clock Select 3=44.900MHz

 $1 \frac{MCLK = 50.350 \text{ MHz (100ns RAMs)}}{(\text{default})}$

If bit-2=0 (oscillators):

CLK0=50.350 MHz (MCLK src) CLK1=28.322 MHz CLK2=40.000 MHz CLK3=44.900 MHz

If bit-2=1 (clock chip):

MCLK (CLK0)=50.350 MHz Clock Select 0=40.000 MHz Clock Select 1=28.322 MHz Clock Select 2=User-defined Clock Select 3=44.900 MHz

4 Transceiver Control

- 0 External transceivers pin 82 is VGARD output
- 1 No external transceivers (default) pin 82 is ENAVDD/ output

5 Pipeline Enable

- 0 Local Bus pipeline mode is disabled
- 1 Local Bus pipeline mode is enabled (default)


7-6 Configuration bits 7-6 (CFG7-6)

Latched from AA7-6 on the falling edge (end) of RESET and readable, but otherwise have no hardware effect. State after RESET will be unknown unless external pullup or pulldown resisters are used. These bits may be used by the video BIOS to configure the 65525 for different panel types. The state after RESET will be high unless external pull downs are used.



CPU INTERFACE REGISTER (XR02)

Read/Write at I/O Address 3B7h/3D7h Index 02h



0 8/16-bit CPU Memory Access

- 0 8-bit CPU memory access (default)
- 1 16-bit CPU memory access

1 Digital Monitor Clock Mode

- 0 Normal (clk 0-1=25,28 MHz) (default)
- 1 Digital Monitor (clk 0-1=14,16MHz) 14MHz = $56MHz \div 4$ or $28MHz \div 2$ 16MHz = $50MHz \div 3$

2 Reserved

5

4-3 Attribute Controller Mapping


- 00 Write Index and Data at 3C0h. (8-bit access only) (default VGA mapping)
- 01 Write Index at 3C0h and Data at 3C1h (8-bit or 16-bit access). Attribute flipflop (bit-7) is always reset in this mode (16-bit mapping)
- 10 Write Index and Data at 3C0h/3C1h (8-bit access only) (EGA mapping)11 Reserved
- I/O Address Decoding
 - 0 Decode all 16 bits of I/O address (default)
 - 1 Decode only lower 10 bits of I/O address. This affects the following addresses: 3B4h, 3B5h, 3B8h, 3BAh, 3BFh, 3C0h, 3C1h, 3C2h, 3C4h, 3C5h, 3CEh, 3CFh, 3D4h, 3D5h, 3D8h, 3D9h, and 3DAh.

6 Palette Address Decoding

- 0 External palette registers can be accessed only at 3C6h-3C9h (default)
- 1 External palette registers can be accessed at both 3C6h-3C9h and 83C6h-83C9h (for Brooktree-type palette chips)
- 7 Attribute Flip-flop Status (read only) 0 =Index, 1 =Data

MEMORY CONTROL REGISTER (XR04)

Read/Write at I/O Address 3B7h/3D7h Index 04h



1-0 Memory Configuration

	Data	# of		RAM	Total
	<u>Path</u>	<u>Chips</u>	<u>Config</u>	Type	Memory
00	8-bit	2	256Kx4	D/V	0.25MB
01	16-bit	4	256Kx4	D/V	0.50MB
10	H	Reserve	d for futu	re use	
11	16-bit	2	512Kx8	D	1MB

2 Memory Wraparound Control

This bit enables bits 16-17 of the CRT Controller address counter (default = 0 on reset).

- 0 Disable CRTC addr counter bits16-17
- 1 Enable CRTC addr counter bits 16-17

3 Memory Compaction Control (VRAM only)

- 0 VGA-Compatible Memory Mapping
- 1 Compact memory maps in 256-color and text modes

4 Enable VRAM Interface

- 0 Use DRAM interface (default)
- 1 Use VRAM interface

5 CPU Memory Write Buffer

- 0 Disable CPU memory write buffer (default)
- 1 Enable CPU memory write buffer

6 Linear Addressing Select

- 0 ISA bus operations take place only if A19=1. This allows 512K bytes of memory to be linearly addressable
- 1 Full megabyte of linearly addressable memory. Chip select information must be encoded on MEMR/ & MEMW/ signals.This scheme must be used when the 65525 is configured for 2 512Kx8 DRAMs


7 Tall Font Load Selection

0 Tall Fonts are loaded in plane 3 1 Tall Fonts are loaded in plane 2



PALETTE CONTROL REGISTER (XR06)

Read/Write at I/O Address 3B7h/3D7h Index 06h



0 Enable External RAMDAC

This bit affects CPU I/O addresses 3C6h-3C9h (and I/O addresses 83C6h-83C9h if XR02 bit-6 = 1).

Note: CPU writes to these addresses will always go to internal RAMDAC.

- 0 Enable internal RAMDAC (default on Reset). PALRD/ and PALWR/ will not be generated.
- 1 Enable CPU read/write to external RAMDAC if XR6F bit-0 = 0 (external Frame Buffer disabled). If XR6F bit-0 = 1, this bit will be ignored.

1 Disable Internal DAC

This bit affects the DAC analog outputs.

- 0 Enable internal DAC (default on Reset). DAC analog outputs (R, G, B) will be active. Default on reset.
- 1 Disable internal DAC. The DAC analog outputs (R, G, B) will be 3stated. Setting this bit forces power down of the internal DAC.
- 2 Reserved (0)
- 3 Reserved (0)
- 4 Reserved (0)
- 5 Bypass Internal RAMDAC (Test Mode only)

This is a test bit and should not be set. This

feature is necessary for testing the FRC logic.

- 0 Use internal RAMDAC. RAMDAC palette output consists of 6 bits/pixel. Default on reset.
- 1 Bypass internal RAMDAC. The input to the FRC logic consists of the least significant 6 bits of the 8-bit CRT video data.

7-6 Color Reduction Select


These bits are effective in flat panel mode. These bits select the algorithm used to reduce 18-bit palette color data to 6-bit color data for monochrome panels.

- 00 NTSC weighting algorithm (default)
- 01 Equivalent weighting algorithm
- 10 Green only
- 11 Color



CPU PAGING REGISTER (XR0B)

Read/Write at I/O Address 3B7h/3D7h Index 0Bh



0 Memory Mapping Mode

- 0 Normal Mode (VGA compatible) (default on Reset)
- 1 Extended Mode (mapping for > 256 KByte memory configurations)

1 CPU Single/Dual Mapping

- 0 CPU uses only a single map to access the extended video memory space (default on Reset)
- 1 CPU uses two maps to access the extended video memory space. The base addresses for the two maps are defined in the Low Map Register (XR10) and High Map Register (XR11).

2 CPU address Divide by 4

- 0 Disable divide by 4 for CPU addresses (default on Reset)
- 1 Enable divide by 4 for CPU addresses. This allows the video memory to be accessed sequentially in mode 13. In addition, all video memory is available in mode 13 by setting this bit.

3 CPU Address Divide by 2

- 0 Disable divide by 2 for CPU address (default on Reset)
- 1 Enable divide by 2 for CPU addresses


4 Linear Addressing

- 0 Standard VGA (A0000 BFFFF) memory space decoded on-chip using A17-19 (default on Reset)
- 1 Linear Addressing (1MB or 512KB using A0-19 depending on register XR04 bit D6).

7-5 Reserved (0)

START ADDRESS TOP REGISTER (XR0C)

Read/Write at I/O Address 3B7h/3D7h Index 0Ch



0-1 Start Address Top


These bits defines the high order bits for the Display Start Address when 512 KBytes or more of memory is used (see XR04 bits 1–0).

7-2 Reserved (0)



AUXILIARY OFFSET REGISTER (XR0D)

Read/Write at I/O Address 3B7h/3D7h Index 0Dh



0 Offset Register LSB

This bit provides finer granularity to the display memory address offset when word and doubleword modes are used. This bit is used with the regular Offset register (CR13).


1 Alternate Offset Register LSB

This bit provides finer granularity to the display memory address offset when word and doubleword modes are used. This bit is used with the Alternate Offset register (XR1E).

7-2 Reserved (0)

TEXT MODE CONTROL REGISTER (XR0E)

Read/Write at I/O Address 3B7h/3D7h Index 0Eh




This register is effective for both CRT and flat panel text modes.

- 1-0 Reserved (0)
- 2 Cursor Mode
 - 0 Blinking (default on Reset).
 - 1 Non-blinking
- 3 Cursor Style
 - 0 Replace (default on Reset)
 - 1 Exclusive-Or
- **7-4** Reserved (0)

SOFTWARE FLAGS REGISTER #2 (XR0F)

Read/Write at I/O Address 3B7h/3D7h Index 0Fh



This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software.


7-0 Flags

(See also XR44)



SINGLE/LOW MAP REGISTER (XR10)

Read/Write at I/O Address 3B7h/3D7h Index 10h



This register effects CPU memory address mapping.

7-0 Single / Low Map Base Address Bits 17-10

These bits define the base address in single map mode (XR0B bit-1 = 0), or the lower map base address in dual map mode (XR0B bit-1 = 1). The memory map starts on a 1K boundary in planar modes and on a 4K boundary in packed pixel modes. In case of dual mapping, this register controls the CPU window into display memory based on the contents of GR06 bits 3-2 as follows:


GR06

Bits 3-	2 <u>Low Map</u>	
00	A0000-ÂFFFF	
01	A0000-A7FFF	
10	B0000-B7FFF Single	mapping
11	B8000-BFFFF Single	mapping

only only

HIGH MAP REGISTER (XR11)

Read/Write at I/O Address 3B7h/3D7h Index 11h



This register effects CPU memory address mapping.

7-0 High Map Base Address Bits 17-10


These bits define the Higher Map base address in dual map modes (XR0B bit-1=1). The memory map starts on a 1K boundary in planar modes and on a 4K boundary in packed pixel modes. This register controls the CPU window into display memory based on the contents of GR06 bits 3-2 as follows:

GR06 bits 3-2	<u>High Map</u>
00	B0000-BFFFF
01	A8000-AFFFF
10	Don't care
11	Don't care



EMULATION MODE REGISTER (XR14)

Read/Write at I/O Address 3B7h/3D7h Index 14h



1-0 Emulation Mode

- 00 VGA mode (default on Reset)
- 01 CGA mode
- 10 MDA/Hercules mode
- 11 EGA mode
- **3-2 Hercules Configuration Register** (3BFh) readback (read only)

4 Display Enable Status Mode

- 0 Select <u>Display Enable</u> status to appear at bit 0 of Input Status register 1 (I/O Address 3BAh/3DAh) (default on reset). Normally used for CGA, EGA, and VGA modes.
- 1 Select <u>Hsync</u> status to appear at bit 0 of Input Status register 1 (I/O Address 3BAh/3DAh). Normally used for MDA / Hercules mode.

5 Vertical Retrace Status Mode

- 0 Select <u>Vertical Retrace</u> status to appear at bit 3 of Input Status register 1 (I/O Address 3BAh/3DAh) (default on Reset). Normally used for CGA, EGA, and VGA modes.
- 1 Select <u>Video</u> to appear at bit 3 of Input Status register 1 (I/O Address 3BAh/3DAh). Normally used for MDA / Hercules mode.

6 VSync Status Mode

- 0 Prevent VSync status from appearing at bit 7 of Input Status Register 1 (I/O Address 3BAh/3DAh). Normally used for CGA, EGA, and VGA modes.
- 1 Enable VSync status to appear as bit-7 of Input Status Register 1 (I/O Address 3BAh/3DAh). Normally used for MDA/Hercules mode.

7 Interrupt Output Function


This bit controls the function of the interrupt output pin (IRQ):

	bit-7=0	bit-7=0	bit-7=1
Interrupt State	PC Bus	MC Bus	Either Bus
Disabled	3-state	3-state	3-state
Enabled, Inactive		3-state	Low
Enabled, Active	3-state	Low	High



WRITE PROTECT REGISTER (XR15)

Read/Write at I/O Address 3B7h/3D7h Index 15h



This register controls write protection for various groups of registers as shown. 0 = unprotected (default on Reset), 1 = protected.

0 Write Protect Group 1 Registers

This bit affects the Sequencer registers (SR00-04), Graphics Controller registers (GR00-08), and Attribute Controller registers (AR00-14).

Note that AR11 is also protected by bit-7 which is ORed with this bit.

1 Write Protect Group 2 Registers

This bit affects CR09 bits 0-4, CR0A, and CR0B.

2 Write Protect Group 3 Registers

This bit affects CR07 bit-4, CR08, CR11 bits 5-4, CR13, CR14, CR17 bits 0-1 and bits 3-7, and CR18.

3 Write Protect Group 4 Registers

This bit affects CR09 bits 5-7, CR10, CR11 bits 0-3 and bits 6-7, CR12, CR15, CR16, and CR17 bit-2.

4 Write Protect Group 5 Registers

This bit affects the Miscellaneous Output register (3C2h) and the Feature Control register (3BAh/3DAh).

5 Write Protect Group 6 Registers

This bit affects the RAMDAC registers (3C6h-3C9h). If this bit is set, PALRD/ and PALWR/ are disabled and all <u>internal</u> DAC registers are also write protected.

6 Write Protect Group 0 Registers


This bit affects CR0-7 (except CR07 bit-4). This bit is logically ORed with CR11 bit-7.

7 Reserved



ALTERNATE HORIZONTAL DISPLAY END REGISTER (XR18)

Read/Write at I/O Address 3B7h/3D7h Index 18h



This register is used in flat panel and CRT CGA text and graphics modes, and Hercules graphics mode.

7-0 Alternate Horizontal Display End


This register specifies the number of characters displayed per scan line, similar to CR01.

Programmed Value = Actual Value -1

Note: This register is used in emulation modes only. It is <u>not</u> used in CRT or flat panel VGA modes.

FP HORIZONTAL SYNC START / HALF LINE COMPARE REGISTER (XR19)

Read/Write at I/O Address 3B7h/3D7h Index 19h



This register is used in all flat panel modes with horizontal compression disabled, to set the horizontal sync start. This register is also used in CRT CGA text and graphics modes, and Hercules graphics mode.

Alternately, in the Interlaced mode of CRT operation, this register is used to generate the Half Line Compare Signal.

7-0 FP Alternate Horizontal Sync Start

These bits specify the beginning of the Hsync in terms of character clocks from the beginning of the display scan. Similar to CR04.

Programmed Value = Actual Value -1

or

7-0 CRT Half-line Value


In CRT interlaced video mode this value is used to generate the 'half-line compare' signal that controls the positioning of the VSync for odd frames.

90



FP HORIZONTAL SYNC END REGISTER (XR1A)

Read/Write at I/O Address 3B7h/3D7h Index 1Ah



This register is used in all flat panel modes with horizontal compression disabled, CRT CGA text and graphics modes, and Hercules graphics mode.

4-0 Alternate Horizontal Sync End

Lower 5 bits of the character clock count which specifies the end of horizontal sync. Similar to CR05. If the horizontal sync width desired is N clocks, then programmed value is:

(N + Contents of XR19) ANDed with 01F Hex


7-5 CRT Alternate Horizontal Sync Delay

See CR05 for description

FP Reserved

FP HORIZONTAL TOTAL REGISTER (XR1B)

Read/Write at I/O Address 3B7h/3D7h Index 1Bh



This register is used in all flat panel modes with horizontal compression disabled, CRT CGA text and graphics modes, and Hercules graphics mode.


7-0 Alternate Horizontal Total

This register contents are the total number of character clocks per line. Similar to CR00.

Programmed Value = Actual Value - 5



ALTERNATE HORIZONTAL BLANK START / HORIZONTAL PANEL SIZE REGISTER (XR1C)



The value in this register is the Horizontal Panel Size in all Flat Panel Modes. In CRT mode, it is used for CGA text and graphics and Hercules graphics modes.

7-0 FP Horizontal Panel Size

Horizontal panel size is programmed in terms of number of 8-bit (graphics/text) or 9-bit (text) characters. For double drive flat panels the actual horizontal panel size must be a multiple of two character clocks.

Programmed Value = Actual Value -1

or


7-0 CRT Alternate Horizontal Blank Start

See CR02 for description

Programmed Value = Actual Value - 1

ALTERNATE HORIZONTAL BLANK END REGISTER (XR1D)

Read/Write at I/O Address 3B7h/3D7h Index 1Dh



Bits 0-6 of this register are used in CRT CGA text and graphics modes and CRT Hercules graphics mode. Bit 7 of this register is used for all CRT and flat panel modes.

4-0 CRT Alternate Horizontal Blank Start

See CR03 for description

6-5 CRT Alternate Display Enable Skew Control

See CR03 for description

7 Line Compare Fix

This bit affects all CRT and FP text modes. This bit is 0 on reset.


- 0 Internal Line Compare (split screen) flag is not delayed so that the Vertical Row Counter is reset too early which in text mode causes the first scanline of the first character row following split screen to be <u>skipped</u> (not displayed). This is IBM VGA compatible.
- 1 Internal Line Compare (split screen) flag is delayed so that the Vertical Row Counter is reset properly which in text mode causes the first scanline of the first character row following split screen to be <u>displayed</u>.

Note: This register is used in emulation modes only. It is <u>not</u> used in CRT or flat panel VGA modes.



ALTERNATE OFFSET REGISTER (XR1E)

Read/Write at I/O Address 3B7h/3D7h Index 1Eh



This register is used in all flat panel modes, CRT CGA text and graphics modes and Hercules graphics mode.


7-0 Alternate Offset

See CR13 for description

Programmed Value = Actual Value - 1

VIRTUAL EGA SWITCH REGISTER (XR1F)

Read/Write at I/O Address 3B7h/3D7h Index 1Fh



3-0 Virtual Switch Register

If bit-7 is '1', then one of these four bits is read back in Input Status Register 0 (3C2h) bit 4. The selected bit is determined by Miscellaneous Output Register (3C2h) bits 3-2 as follows:

<u>Misc 3-2</u>	XR1F Bit Selected
00	bit-3
01	bit-2
10	bit-1
11	bit-0

6-4 Reserved (0)


7 Sense Select

- 0 Select the SENSE pin for readback in Input Status Register 0 bit-4 (default on Reset).
- 1 Select one of bits 3-0 for readback in Input Status Register 0 bit-4.



FP HORIZONTAL SYNC START EXTENDED PACKED PIXEL MODES (XR21)

Read/Write at I/O Address 3B7h/3D7h Index 21h



This register is used in all flat panel extended packed pixel modes with horizontal compression disabled, to set the horizontal sync start.


7-0 FP Horizontal Sync Start

These bits specify the beginning of Hsync in terms of character clocks from the beginning of the display scan. Similar to CR04.

Programmed Value = Actual Value -1

FP HORIZONTAL SYNC END EXTENDED PACKED PIXEL MODES (XR22)

Read/Write at I/O Address 3B7h/3D7h Index 22h



This register is used in all extended packed pixel flat panel modes with horizontal compression disabled

4-0 FP Horizontal Sync End

Lower 5 bits of the character clock count which specifies the end of horizontal sync. Similar to CR05. If the horizontal sync width desired is N clocks, then programmed value is:


(N + Contents of XR21) ANDed with 01F Hex

7-5 Reserved (0)



FPHORIZONTAL TOTAL REGISTER EXTENDED PACKED PIXEL MODES (XR23)

Read/Write at I/O Address 3B7h/3D7h



This register is used in all extended packed flat panel modes with horizontal compression disabled.

7-0 FP Horizontal Total


This register contents are the total number of character clocks per line. Similar to CR00.

Programmed Value = Actual Value - 5



ALTERNATE MAXIMUM SCANLINE REGISTER (XR24)

Read/Write at I/O Address 3B7h/3D7h Index 24h



This register is used in flat panel text mode when TallFont is enabled during vertical compensation.

4-0 Alternate Maximum Scanlines (AMS)


Programmed Value = number of scanlines minus one per character row of TallFont

Double scanned lines, inserted lines, and replicated lines are not counted.

7-5 Reserved (0)

FP ALTERNATE TEXT MODE HORIZONTAL VIRTUAL PANEL SIZE REGISTER (XR25)

Read/Write at I/O Address 3B7h/3D7h



This register is used in flat panel 9-dot text modes.


7-0 FP Alternate Text Mode Horizontal Virtual Panel Size

Programmed Value = 9/8 [XR1C + 1] - 1



VIDEO INTERFACE REGISTER (XR28)

Read/Write at I/O Address 3B7h/3D7h Index 28h



0 Blank / Display Enable Polarity

This bit is effective in CRT mode only. In flat panel mode, XR54 bit-0 controls the polarity of the BLANK/ pin.

- 0 Negative polarity (default on Reset)
- 1 Positive polarity

1 Blank / Display Enable Select

This bit is effective in CRT mode only. In flat panel mode, XR54 bit-1 controls BLANK/ pin functionality.

- 0 BLANK/ pin outputs BLANK/ (default on reset)
- 1 BLANK/ pin outputs Display Enable

Note: The signal polarity selected by bit-0 is applicable for either selection.

2 Shut Off Video

This bit is effective in CRT and flat panel modes during horizontal / vertical blank time. This bit should be set properly when using CRT/FP displays which look at video signals during blank time. It has no effect on displays that ignore video signals during blank time. This bit is also ignored when the screen is blanked (see XR2B for conditions when the screen is blanked).

- 0 When the screen is not blanked, video is forced to the border / overscan color (AR11) during blank time (default on Reset)
- 1 When the screen is not blanked, video is forced to default video (XR2B) during blank time.

Note: In flat panel mode, video is forced to the border / overscan color (AR11) or to default video (XR2B) before the internal RAMDAC palette and before the FRC logic.

3 CPU Activity Indicator Select

This bit determines the functionality of the ACTIND output on pin 29.

- 0 Pin 29 outputs ACTIND, an active high signal which is driven high every time a valid VGA memory or I/O read/write is executed by the CPU.
- 1 Pin 29 outputs ERMEN/ which goes low 2 MCLK cycles after a memory read or write cycle has been performed in text mode.

4 256-Color Video Path

- This bit is effective for both CRT and flat panel in 256-color modes other than mode 13 (i.e., Super VGA modes).
 - 0 4-bit video data path (default on reset)
 - 1 8-bit video data path (horizontal pixel panning is controlled by bit-6)

Note: GR05 bit-5 must be 0 if this bit is set

5 Interlace Video

This bit is effective only for CRT graphics mode. This bit should be programmed to 0 for flat panel. In interlace mode XR19 holds the half-line positioning of VSync for odd frames.

0 Non-interlaced video (default on reset)1 Interlaced video

6 8-Bit Video Pixel Panning

This bit is effective for both CRT and flat panel when the 8-bit video data path is selected (bit-4 = 1).

- 0 AR13 bits 2-1 are used to control pixel panning (default on Reset)
- 1 AR13 bits 2-0 are used to control pixel panning


7 Vertical Compensation Trigger Select

- 0 Writes to CR07 and CR09 will not cause vertical compensation retrigger
- 1 Writes to CR07 and CR09 will cause vertical compensation retrigger.



DEFAULT VIDEO REGISTER (XR2B)

Read/Write at I/O Address 3B7h/3D7h Index 2Bh



This register affects both CRT and flat panel modes when the screen is not blanked and XR28 bit-2 = 1. This register effects both CRT and flat panel when the screen is blanked independent of XR28 bit-2. Screen blank occurs when SR01 bit-5 is set in any emulation mode, or when bit-3 of the CGA / Hercules Mode Control Register (3B8h/3D8h) is reset in CGA / Hercules mode.

Note: For flat panel, video data output during screen blank is different than video data output during Panel Off power-saving mode. In Panel Off power-saving mode, video data is forced low or high or 3-stated (see XR52, XR61 bit-7, and XR63 bit-7). In Standby power saving mode, video data is 3-stated.


7-0 Default Video

When the screen is <u>not blanked</u>, these bits specify the color to be displayed during CRT/FP blank time when XR28 bit-2 = 1. When the screen is <u>blanked</u>, these bits specify the color to be displayed for both CRT and flat panel.

Note: In flat panel mode, video data is forced to default video before the internal RAMDAC palette and before the FRC logic.

FP VSYNC (FLM) DELAY REGISTER (XR2C)

Read/Write at I/O Address 3B7h/3D7h



This register is used only in flat panel mode when XR2F bit-7=0. The First Line Marker (FLM) signal is generated from an internal FP VSync active edge with a delay specified by this register. The FLM pulse width is always one line for SS panels and two lines for DS/DD panels.


7-0 FP VSync Delay (VDelay)

These bits define the number of HSyncs between the internal VSync and the rising edge of FLM.



FP HSYNC (LP) DELAY REGISTER (XR2D)

Read/Write at I/O Address 3B7h/3D7h Index 2Dh



This register is used only in flat panel mode when XR2F bit-6 = 0 and graphics mode horizontal compression is <u>disabled</u>. The LP output is generated from the FP Blank inactive edge with a delay specified by XR2F <u>bit-5</u> and the value in this register. The LP pulse width is specified in register XR2F.


7-0 FP HSync (LP) Delay (HDelay)

These bits define the number of character clocks between the FP Blank inactive edge and the rising edge of the LP output in flat panel mode with graphics mode horizontal compression <u>disabled</u>. The msb (bit 8) of this parameter is XR2F <u>bit-5</u>.

Programmed Value = Actual Value -1

FP HSYNC (LP) DELAY REGISTER (XR2E)

Read/Write at I/O Address 3B7h/3D7h Index 2Eh



This register is used only in flat panel mode when XR2F bit-6 = 0 and 9-dot text mode is used. The LP output is generated from the FP Blank inactive edge with a delay specified by XR2F <u>bit-4</u> and the value in this register. The LP pulse width is specified in register XR2F.

7-0 FP HSync (LP) Delay (HDelay)


These bits define the number of character clocks between the FP Blank inactive edge and the rising edge of the LP output in flat panel 9-dot text modes. The msb (bit 8) of this parameter is XR2F <u>bit-4</u>.

Programmed Value = Actual Value -1



FP HSYNC (LP) WIDTH REGISTER (XR2F)

Read/Write at I/O Address 3B7h/3D7h Index 2Fh



This register is used only in flat panel mode. This register together with XR2D or XR2E defines the LP output pulse in flat panel mode.

3-0 FP HSync (LP) Width (HWidth)

These bits define the width of LP output pulse in terms of number of character (8-dot only) clocks in flat panel mode.

Programmed Value = Actual Value -1

4 FP HSync (LP) Delay (XR2E) Bit 8

This bit is the msb of the FP HSync (LP) Delay parameter for 9-dot text modes.

5 FP HSync (LP) Delay (XR2D) Bit 8

This bit is the msb of the FP HSync (LP) Delay parameter for graphics mode with horizontal compression <u>disabled</u>.

6 FP HSync (LP) Delay Disable


- 0 FP HSync (LP) Delay Enable: XR2D and XR2F bit-5 (or XR2E and XR2F bit-4) are used to delay the FP HSync (LP) active edge with respect to the FP Blank inactive edge.
- 1 FP HSync (LP) Delay Disable: FP HSync (LP) active edge will coincide with the FP Blank inactive edge.

7 FP VSync (FLM) Delay Disable

- 0 FP VSync (FLM) Delay Enable: XR2C is used to delay the external FP VSync (FLM) active edge with respect to the internal FP VSync active edge.
- 1 FP VSync (FLM) Delay Disable: the external FP VSync (FLM) active edge will coincide with the internal FP VSync (FLM) active edge.

SOFTWARE FLAGS REGISTER (XR44)

Read/Write at I/O Address 3B7h/3D7h Index 44h




This register contains eight read-write bits which have no internal hardware function. All bits are reserved for use by BIOS and driver software.

7-0 Flags

(See also XR0F)

PANEL FORMAT REGISTER (XR50)

Read/Write at I/O Address 3B7h/3D7h Index 50h



This register is used only in flat panel mode.

1-0 Frame Rate Control (FRC)

If bit-6 of this register is 0, these bits specify grayscale simulation on a frame by frame basis on monochrome flat panels that do not support gray levels internally.

- 00 8-frame FRC: 9-level grayscale simulation without dithering or 32-level grayscale simulation with dithering.
- 01 16-frame FRC: 16-level grayscale simulation with or without dithering.
- 10 4-frame FRC: 5-level grayscale simulation without dithering or 16-level grayscale simulation with dithering.
- 11 See description for bits 7-6.

3-2 Dither Enable

- 00 Disable dithering
- 01 Enable dithering only for 256-color mode (AR10 bit-6 = 1)
- 10 Enable dithering for all modes
- 11 Reserved

5-4 Clock Divide (CD)

These bits specify the frequency ratio between the dot clock and the flat panel shift clock (SHFCLK) signal.

00 Shift Clock Freq = Dot Clock Freq

This setting is used to output 1 pixel per shift clock with a maximum of 6 bpp (bits/pixel) for single drive monochrome panels and 4 bpp for single drive color panels. <u>This setting</u> <u>cannot be used for double drive (DD)</u> <u>panels</u>. FRC and Dithering can be enabled.

01 Shift Clk Freq = 1/2 Dot Clock Freq This setting is used to output 2 pixels per shift clock with a maximum of 4 bpp (bits/pixel) for single drive monochrome panels and 2 bpp for single drive color panels.

10 Shift Clk Freq = 1/4 Dot Clock Freq

This setting is used to output 4 pixels per shift clock with a maximum of 2 bpp for single drive mono panels and is used to output 8 pixels per shift clock with 1 bpp for mono double drive (DD) panels if a frame accelerator is used (XR6F bit-1=1). FRC and dithering can be enabled.

11 Shift Clk Freq = 1/8 Dot Clock Freq

This setting is used to output 8 pixels per shift clock with a maximum of 1 bpp for single drive mono panels and is used to output 8 pixels per shift clock with 1 bpp for mono double drive (DD) panels if a frame accelerator is <u>not used</u> (XR6F bit-1=0). FRC and dithering can be enabled.

7-6 VAM / FRC Control

- 00 CD=00: <u>6 bpp VAM</u> (dither bits 1,0) CD=01: <u>4 bpp VAM</u> (dither bits 1,0) CD=10: <u>2 bpp VAM</u> (dither bits 3,2) CD=11: <u>1 bpp VAM</u> (dither bits 5,4)
- 01 <u>3 Bits/Pixel VAM (dither bits 2,1)</u> use only CD=00 & 01 for mono panels use only CD=00 for color panels

10 <u>2-level FRC</u> <u>3-level gray scale simulation without dithering or 9-level grayscale simulation with dithering (dither bits 3, 2)</u>


11 <u>3 Bits/Pixel VAM + 2-level FRC</u> 15-level gray scale simulation without dithering and 56-level grayscale simulation with dithering (dither bits 1, 0).

Note: 2 level FRC may be performed over two frames or four frames depending on XR53 bit 6.

To use settings 01, 10, or 11 above, bits 1-0 of this register must be set to 11. In other words, if bits 1-0 are not 11 then bits 7-6 must be programmed to 00.

DISPLAY TYPE REGISTER (XR51)

Read/Write at I/O Address 3B7h/3D7h Index 51h



1-0 Panel Type (PT)

These bits are effective for flat panel only.

- 00 Single Panel Single Drive (SS)
- 01 Reserved
- 10 Dual Panel Single Drive (DS)
- 11 Dual Panel Double Drive (DD)

2 Display Type (DT)

This bit is effective for CRT and flat panel. This bit also controls the BLANK/ pin.

- 0 CRT display (default on Reset) BLANK/ pin outputs CRT Blank
- 1 FP (Flat Panel) display BLANK/ pin outputs FP Blank

3 8/16-bit FP Video Interface

This bit is effective for flat panel only.

- 0 8-bit FP video interface
- 1 16-bit FP video interface

This feature provides support for panels with 16-bit interfaces with a minimum of additional external logic. In this mode, the Shift Clock is further divided by 2 and different video data is valid on the rising and falling edges of Shift Clock. The first 8 bits of video data can be latched into temporary external latches using the rising edge of Shift Clock; the content of this external latch and the second 8 bits of video data can then be latched into the panel using the falling edge of Shift Clock.

4 Video Skew

This bit affects both CRT and flat panel video.

- 0 No video data delay
- 1 Video data is delayed by 1 shift clock cycle

5 Shift Clock Mask (SM)

This bit is effective for flat panel only.

- 0 Allow shift clock output to toggle outside the display enable interval
- 1 Force the shift clock output low outside the display enable interval

6 Enable FP Compensation (EFCP)

This bit is effective for flat panel only. It enables flat panel horizontal and vertical compensation depending on panel size, current display mode, and contents of the compensation registers.

- 0 Disable FP compensation
- 1 Enable FP compensation


7 LP During Vertical Blank

This bit should be set only for SS panels which require FP HSync (LP) to be active during vertical blank time when XR54 bit-1 = 0 (e.g., Plasma / EL panels). This bit should be reset when using non-SS panels or when XR54 bit-1 = 1.

- 0 FP HSync (LP) is generated from internal FP Blank inactive edge
- 1 FP HSync (LP) is generated from internal FP <u>Horizontal</u> Blank inactive edge

POWER DOWN CONTROL REGISTER (XR52)

Read/Write at I/O Address 3B7h/3D7h Index 52h



2-0 FP Normal Refresh Count

These bits are effective for flat panel only. They specify the number of memory refresh cycles to be performed per scanline. A minimum value of 1 should be programmed in this register.

3 Panel Off Mode

This bit provides a software alternative to enter Panel Off mode. Note that Panel Off mode will be effective in both CRT and flat panel modes of operation.

0 Normal mode (default on reset)

1 Panel Off mode

In Panel Off mode, the CRT / FP display memory interface is inactive but CPU interface and display memory refresh are still active. The internal RAMDAC is also inactive.

4 Reserved (R/W)

5

Panel Off Control

This bit is effective only in Panel Off mode (bit-3 = 1 or PNLOFF/ = 0).

- 0 Video data and/or timing signals are force inactive (default on reset)
- 1 Video data and timing signals pins are tri-stated with a weak internal pull-up

Note: <u>XR61</u> bit-7 controls the inactive level for video data in <u>text</u> mode; <u>XR63</u> bit-7 controls the inactive level for video data in <u>graphics</u> mode:

- 0 = low when inactive
- 1 =high when inactive

6 Standby Control

This bit is effective only in Standby mode (STNDBY/ pin low). Standby mode is effective for both CRT and flat panel modes. In Standby mode, CPU interface to display memory and internal registers is inactive. The CRT / FP display memory interface, video data and timing signals, and internal RAMDAC are inactive (all CRT and flat panel video control and data pins are 3-stated). Display memory refresh is controlled by this bit.

- 0 Self-Refresh DRAM support.
- 1 Display memory refresh frequency is derived from the 32KHZ input (divided per a 2-bit value in XR5F)

7 CRT Mode Control

This bit is effective in CRT mode only (nonsimultaneous CRT and flat panel) (XR51 bit-2 = 0).


- 0 Video data (P7-0) and flat panel timing signals, LP, FLM, SHFCLK, ACDCLK) are driven inactive (default on reset) during STANDBY and Panel off modes
- 1 Video data (P7-0) and flat panel timing signals, LP, FLM, SHFCLK, ACDCLK) <u>are</u> 3-stated with a weak internal pull-up during STANDBY and Panel off modes

If XR06 bit-0 = 1 (external RAMDAC), P0-7 and BLANK/ are not tri-stated, even if the above bit is set to 1.



LINE GRAPHICS OVERRIDE REGISTER (XR53)

Read/Write at I/O Address 3B7h/3D7h Index 53h



0 Disable AR10 Bit-2

- 0 Use AR10 bit-2 for Line Graphics control (default on Reset).
- 1 Use XR53 bit-1 instead of AR10 bit-2 for Line Graphics control

1 Alternate Line Graphics Character Control


This bit is effective only if bit-0 = 1.

- 0 Ninth pixel of line graphics character is set to the <u>background color</u>
- 1 Ninth pixel of line graphics character is identical to the <u>eighth pixel</u>
- 2 FRC Option 1
- 3 FRC Option 2
- **5-4 Reserved** (0)
- 6 2-Level FRC Option
 - 0 4 frame FRC. The 65525 FRC algorithm uses 4 frames to avoid conflict with the MCLK signal which is internally generated by color TFT panels on a frame by frame basis.
 - 1 2 frame FRC.

7 Reserved

FP INTERFACE REGISTER (XR54)

Read/Write at I/O Address 3B7h/3D7h Index 54h



This register is used only in flat panel modes.

0 FP Blank Polarity

This bit controls the polarity of the BLANK/ pin in flat panel mode. In CRT mode, XR28 bit-0 controls polarity of the BLANK/ pin.

- 0 Positive polarity
- 1 Negative polarity

1 FP Blank Select

This bit controls the BLANK/ pin output in flat panel mode. In CRT mode, XR28 bit-1 controls the BLANK/ output. This bit also affects operation of the flat panel video logic, generation of the FP HSync (LP) pulse signals, and masking of the Shift Clock.

- 0 The BLANK/ pin outputs <u>both FP</u> <u>Vertical and Horizontal Blank</u>. In 480-line DD panels, this option will generate exactly 240 FP HSync (LP) pulses.
- ¹ The BLANK/ pin outputs <u>only FP</u> <u>Horizontal Blank</u>. During FP Vertical Blank, the flat panel video logic will be active, the FP HSync (LP) pulse will be generated, and Shift Clock can not be masked. Note however that Shift Clock can still be masked during FP Horizontal Blank.

Note: The signal polarity selected by bit-0 is applicable for either selection.

3-2 FP Clock Select Bits 1-0

Select flat panel dot clock source. These bits are used instead of Miscellaneous Output Register (MSR) bits 3-2 in flat panel mode. See description of MSR bits 3-2.

5-4 FP Feature Control bits 1-0

Select flat panel dot clock source. These bits are used instead of Feature Control Register (FCR) bits 1-0 in flat panel mode. See description of FCR bits 1-0.

6 FP HSync (LP) Polarity

This bit controls the polarity of the flat panel HSync (LP) pin.

- 0 Positive polarity
- 1 Negative polarity

7 FP VSync (FLM) Polarity


This bit controls the polarity of the flat panel VSync (FLM) pin.

- 0 Positive polarity
- 1 Negative polarity

HORIZONTAL COMPENSATION REGISTER (XR55)

.....®

Read/Write at I/O Address 3B7h/3D7h Index 55h



This register is used only in flat panel modes when flat panel compensation is enabled (XR51 bit-6 = 1).

0 Enable Horizontal Compensation (EHCP)

- 0 Disable horizontal compensation
- 1 Enable horizontal compensation
- 1 Enable Automatic Horizontal Centering (EAHC) (effective only if bit-0 is 1)
 - 0 Enable non-automatic horizontal centering. The Horizontal Centering Register is used to specify the left border. If no centering is desired then the Horizontal Centering Register can be programmed to 0.
 - 1 Enable automatic horizontal centering. Horizontal left and right borders will be computed automatically.
- 2 Enable Text Mode Horizontal Compression (ETHC) (this bit is effective only if bit-0 is 1 in flat panel <u>text</u> mode). Setting this bit will turn on text mode horizontal compression regardless of horizontal display width or horizontal panel size.
 - 0 Text mode horizontal compression off
 - Text mode horizontal compression on. 8-dot text mode is forced when 9-dot text mode is specified (SR01 bit-0 = 0 or Hercules text).

Note: This bit affects the horizontal pixel panning logic. When text mode horizontal compression is active, programming 9-bit panning will result in 8-bit panning.

- 3 Reserved
- 4 Reserved
- 5 Enable Automatic Horizontal Doubling (EAHD) (this bit is effective if bit-0 is 1)
 - Disable Automatic Horizontal Doubling. Horizontal doubling will only be performed for flat panels when SR01 bit-3 = 1 in any emulation mode or when 3B8/3D8 bit-0 & 3B8/3D8 bit-4 = 0 in CGA emulation.
 - Enable Automatic Horizontal Doubling. Horizontal doubling will be performed for flat panels when SR01 bit-3 = 1 in any emulation mode or when 3B8/3D8 bit-0 & 3B8/3D8 bit-4 = 0 in CGA emulation or when the Horizontal Display width (CR01) is equal to or less than half of the Horizontal Panel Size (XR18).

6 Alternate CRT HSync Polarity

- 0 Positive
- 1 Negative

7 Alternate CRT VSync Polarity


- 0 Positive
- 1 Negative

Note: bits 6 and 7 above are used in flat panel mode (XR51 bit-2 = 1) instead of MSR bits 6 and 7). This is primarily used for simultaneous CRT / Flat Panel display.



HORIZONTAL CENTERING REGISTER (XR56)

Read/Write at I/O Address 3B7h/3D7h Index 56h



This register is used only in flat panel modes when non-automatic horizontal centering is enabled.


7-0 Horizontal Left Border (HLB)

Programmed Value (in character clocks) = Width of Left Border – 1

VERTICAL COMPENSATION REGISTER (XR57)

Read/Write at I/O Address 3B7h/3D7h Index 57h

.....®



This register is used only in flat panel modes when flat panel compensation is enabled.

0 Enable Vertical Compensation (EVCP)

- 0 Disable vertical compensation
- 1 Enable vertical compensation

1 Enable Automatic Vertical Centering (EAVC)

This bit is effective only if bit-0 is 1.

- 0 Enable non-automatic vertical centering. The Vertical Centering Register is used to specify the top border. If no centering is desired then the Vertical Centering Register can be programmed to 0.
- 1 Enable automatic vertical centering. Vertical top and bottom borders will be computed automatically.

2 Enable Text Mode Vertical Stretching (ETVS)

This bit is effective only if bit-0 is 1.

- 0 Disable text mode vertical stretching; graphics mode vertical stretching is used if enabled.
- 1 Enable text mode vertical stretching

4-3 Text Mode Vertical Stretching (TVS1-0)

These bits are effective if bits 2 and 0 are 1.

- 00 Double Scanning (DS) and Line Insertion (LI) with the following priority: DS+LI, DS, LI.
- 01 Double Scanning (DS) and Line Insertion (LI) with the following priority: DS+LI, LI, DS.
- 10 Double Scanning (DS) and TallFont (TF) with the following priority: DS+TF, DS, TF.
- 11 Double Scanning (DS) and TallFont (TF) with the following priority: DS+TF, TF, DS.

5 Enable Vertical Stretching (EVS)

This bit is effective only if bit-0 is 1.

- 0 Disable vertical stretching
- 1 Enable vertical stretching

6 Vertical Stretching (VS)


Vertical Stretching can be enabled in both text and graphics modes. This bit is effective only if bits 5 and 0 are 1.

- 0 Double Scanning (DS) and Line Replication (LR) with the following priority: DS+LR, DS, LR.
- 1 Double Scanning (DS) and Line Replication (LR) with the following priority: DS+LR, LR, DS.
- 7 Reserved (0)



VERTICAL CENTERING REGISTER (XR58)

Read/Write at I/O Address 3B7h/3D7h Index 58h



This register is used only in flat panel modes when non-automatic vertical centering is enabled.

7-0 Vertical Top Border LSBs (VTB7-0)


Programmed value:

Top Border Height (in scan lines) -1

This register contains the eight least significant bits of the programmed value of the Vertical Top Border (VTB). The two most significant bits are in the Vertical Line Insertion Register (XR59).

VERTICAL LINE INSERTION REGISTER (XR59)

Read/Write at I/O Address 3B7h/3D7h Index 59h



This register is used only in flat panel text mode when vertical line insertion is enabled.

3-0 Vertical Line Insertion Height (VLIH3-0)

Programmed Value:

Number of Insertion Lines - 1

The value programmed in this register - 1 is the number of lines to be inserted between the rows. Insertion lines are never double scanned even if double scanning is enabled. Insertion lines use the background color.

4 Reserved (0)

6-5 Vertical Top Border MSBs (VTB9-8)


This register contains the two most significant bits of the programmed value of the Vertical Top Border (VTB). The eight least significant bits are in the Vertical Centering Register (XR58).

7 Reserved (0)

VERTICAL LINE REPLICATION REGISTER (XR5A)

.....®

Read/Write at I/O Address 3B7h/3D7h Index 5Ah



This register is used only in flat panel text or graphics modes when vertical line replication is enabled.

3-0 Vertical Line Replication Height (VLRH)

Programmed Value = Number of Lines Between Replicated Lines – 1


Double scanned lines are also counted.

In other words, if this field is programmed with '7', every 8th line will be replicated.

7-4 Reserved (0)

PANEL POWER SEQUENCING DELAY REGISTER (XR5B)

Read/Write at I/O Address 3B7h/3D7h Index 5Bh




Sequencing feature is enabled. The contents of this register default to 81h on RESET to be compatible with the 65525 which has a fixed delay of 32 mS.

- **3-0** Programmable value of panel powersequencing during power down. Can be programmed up to 480 milliseconds in increments of 32 milliseconds. A value of 0 results in no delay.
- **7-4** Programmable value of panel power sequencing during power up. Can be programmed up to 60 milliseconds in increments of four milliseconds each. A value of 0 results in no delay.



ACDCLK CONTROL REGISTER (XR5E)

Read/Write at I/O Address 3B7h/3D7h Index 5Eh



This register is used only in flat panel mode.

6-0 ACDCLK Count (ACDCNT)

These bits define the number of HSyncs between adjacent phase changes on the ACDCLK output. These bits are effective only when bit 7 = 0 and contents of this register are grater than 2.


Programmed Value = Actual Value -2

7 ACDCLK Control

- 0 The ACDCLK phase changes depending on bits 0-6 of this register
- 1 The ACDCLK phase changes every frame if frame accelerator is not used. If frame accelerator is used, the ACDCLK phase changes every other frame.

POWER DOWN REFRESH REGISTER (XR5F)

Read/Write at I/O Address 3B7h/3D7h Index 5Fh



7-0 Power Down Refresh Frequency

These bits define the frequency of memory refresh cycles in power down (standby) mode (STNDBY/ pin low). CAS-Before-RAS (CBR) refresh cycles are performed.

If XR52 bit-6 = 1, the interval between two refresh cycles is determined by bits 0-1 of this register per the table below. Bits 2-7 of this register are reserved for future use in this mode (and should be programmed to 0).


- 1 0 Approximate Refresh Interval
- $\overline{0}$ $\overline{0}$ $\overline{16}$ usec (32KHZ pin period ÷ 2)
- 0 1 32 usec (32KHZ pin period)
- 1 0 64 usec (32 KHZ pin period * 2)
- 1 1 128 usec (32 KHZ pin period * 4)

If XR52 bit-6 = 0, a value of 0 causes no refresh to be performed. Self-Refresh DRAMs should be used.



BLINK RATE CONTROL REGISTER (XR60)

Read/Write at I/O Address 3B7h/3D7h Index 60h



This register is used in all modes.

5-0 Cursor Blink Rate

These bits specify the <u>cursor blink</u> period in terms of number of Vyncs (50% duty cycle). In text mode, the character blink period and duty cycle is controlled by bits 7-6 of this register. These bits default to 000011 (decimal 3) on reset which corresponds to eight VSyncs per cursor blink period per the following formula (four VSyncs on and four VSyncs off):

Programmed Value = (Actual Value) / 2 - 1

Note: In graphics mode, the pixel blink period is fixed at 32 VSyncs per cursor blink period with 50% duty cycle (16 on and 16 off).

7-6 Character Blink Duty Cycle

These bits specify the <u>character blink</u> (also called 'attribute blink') duty cycle in text mode.


Character Blink

$\frac{7}{0} \frac{6}{0}$	Duty Cycle	
0 0	50%	
0 1	25%	
1 0	50%	(default on Reset)
1 1	75%	· · · ·

For setting 00, the character blink period is equal to the cursor blink period. For all other settings, the character blink period is twice the cursor blink period (character blink is twice as slow as cursor blink).

SMARTMAPTM CONTROL REGISTER (XR61)

Read/Write at I/O Address 3B7h/3D7h Index 61h



This register is used in flat panel text mode only.

0 SmartMap Enable

- 0 Disable SmartMap, use color lookup table and use internal RAMDAC palette if enabled (XR06 bit-2 = 1).
- 1 Enable SmartMap, bypass both color lookup table and internal RAMDAC palette in flat panel text mode. Although color lookup table is bypassed, translation of 4 bits/pixel data to 6 bits/pixel data is still performed depending on AR10 bit-1 (monochrome / color display) as follows:

<u>Output</u>	<u>AR10 bit-1 = 0</u>	<u>AR10 bit-1 = 1</u>
Out0	In0	In0
Out1	In1	In1
Out2	In2	In2
Out3	In3	In0+In1+In2+In3
Out4	In3	In3
Out5	In3	In3

Note: This bit does not affect CRT text / graphics mode or flat panel graphics mode; i.e: the color lookup table is always used, and similarly the internal RAMDAC palette is used if enabled.

4-1 SmartMap Threshold

These bits are used only in flat panel text mode when SmartMap is enabled (bit-0 = 1). They define the minimum difference between the foreground and background colors. If the difference is less than this threshold, the colors are separated by adding and subtracting the shift values (XR62) to the foreground and background colors. However, if the foreground and background color values are the same, then the color values are not adjusted.

5 SmartMap Saturation

This bit is used only in flat panel text mode when SmartMap is enabled (bit-0 = 1). It selects the clamping level after the color addition/subtraction.

- 0 The color result is clamped to the maximum and minimum values (0Fh and 00h respectively)
- 1 The color result is computed modulo 16 (no clamping)

6 Text Enhancement

This bit is used only in flat panel text mode.

- 0 Normal text
- 1 Text attribute 07h and 0Fh are reversed to maximize the brightness of the normal DOS prompt

7 Text Video Output Polarity (TVP)


This bit is effective for flat panel text mode only.

- 0 Normal polarity
- 1 Inverted polarity

Note: Graphics video output polarity is controlled by XR63 bit-7 (GVP).

SMARTMAP™ SHIFT PARAMETER REGISTER (XR62)

Read/Write at I/O Address 3B7h/3D7h Index 62h



This register is used in flat panel text mode when SmartMap is enabled (XR61 bit-0 = 1).

3-0 Foreground Shift


These bits define the number of levels that the foreground color is shifted when the foreground and background colors are closer than the SmartMap Threshold (XR61 bits 1-4). If the foreground color is "greater" than the background color, then this field is added to the foreground color. If the foreground color is "smaller" than the background color, then this field is subtracted from the foreground color.

7-4 Background Shift

These bits define the number of levels that the background color is shifted when the foreground and background colors are closer than the SmartMap Threshold (XR61 bits 1-4). If the background color is "greater" than the foreground color, then this field is added to the background color. If the background color is "smaller" than the foreground color, then this field is subtracted from the background color.

SMARTMAP[™] COLOR MAPPING CONTROL REGISTER (XR63)

Read/Write at I/O Address 3B7h/3D7h Index 63h



5-0 Color Threshold

These bits are effective for monochrome (XR51 bit-5 = 1) single/double drive flat panel with 1 bit/pixel (XR50 bits 4-5 = 11) without FRC (XR50 bits 0-1 = 11). They specify the color threshold used to reduce 6-bit video to 1-bit video color. Color values equal to or greater than the threshold are mapped to 1 and color values less than the threshold are mapped to 0.

6 Reserved (0)

This bit must be set to 1 in rev 0 silicon (reset defaults this bit to 1 in rev 0)

7 Graphics Video Output Polarity (GVP)

This bit is effective for CRT and flat panel graphics mode only.


- 0 Normal polarity
- 1 Inverted polarity

Note: Text video output polarity is controlled by XR61 bit-7 (TVP).



FP ALTERNATE VERTICAL TOTAL REGISTER (XR64)

Read/Write at I/O Address 3B7h/3D7h Index 64h



This register is used in all flat panel modes.


7-0 FP Alternate Vertical Total

The contents of this register are 8 low order bits of a 10-bit value. Bits 9 and 10 are defined in XR65. The vertical total value specifies the total number of scan lines per frame. Similar to CR06.

Programmed Value = Actual Value - 2

FP ALTERNATE OVERFLOW REGISTER (XR65)

Read/Write at I/O Address 3B7h/3D7h Index 65h




This register is used in all flat panel modes.

- 0 FP Alternate Vertical Total Bit-8
- 1 FP Vertical Panel Size Bit-8
- 2 FP Alternate Vertical Sync Start Bit-8
- 3 FP Alternate Vertical Sync Start Bit-10
- 4 FP Alternate Vertical Total Bit-10
- 5 FP Alternate Vertical Total Bit-9
- 6 FP Vertical Panel Size Bit-9
- 7 FP Alternate Vertical Sync Start Bit-9



FP ALTERNATE VERTICAL SYNC START REGISTER (XR66)

Read/Write at I/O Address 3B7h/3D7h Index 66h



This register is used in all flat panel modes.


7-0 FP Alternate Vertical Sync Start

The contents of this register are the 8 low order bits of a 10-bit value. Bits 9 and 10 are defined in XR65. This value defines the scan line position at which vertical sync becomes active. Similar to CR10.

Programmed Value = Actual Value -1

FP ALTERNATE VERTICAL SYNC END REGISTER (XR67)

Read/Write at I/O Address 3B7h/3D7h Index 67h



This register is used in all flat panel modes.

3-0 FP Alternate Vertical Sync End

The lower 4 bits of the scan line count that defines the end of vertical sync. Similar to CR11. If the vertical sync width desired is N lines, the programmed value is:


(contents of XR66 + N) ANDed with 0FH

7-4 Reserved (0)



VERTICAL PANEL SIZE REGISTER (XR68)

Read/Write at I/O Address 3B7h/3D7h Index 68h



This register is used in all flat panel modes.

7-0 Vertical Panel Size


The contents of this register define the number of scan lines per frame.

Programmed Value = Actual Value - 1

Panel size bits 8-9 are defined in overflow register XR65.

PROGRAMMABLE OUTPUT DRIVE REGISTER (XR6C)

Read/Write at I/O Address 3B7h/3D7h Index 6Ch



This register is used to control the output drive of the bus, video, and memory interface pins.

0 Input Level Sense Selection Mode

0 Manual level sense selection (bit-1 used to determine input threshold) (should be set to 0)

1 Input Level Sense Selection Voltage

- 0 Vcc for internal logic is 5V (Default)
- 1 VCC for internal logic is 3.3V

2 Flat Panel Interface Output Drive Select

- 0 Lower drive (Default)
- 1 Higher drive (doubles the rated output drive)

3 Bus Interface Output Drive Select

- 0 Lower drive (Default)
- 1 Higher drive (doubles the rated output drive)

4 Memory Interface Output Drive Select


- 0 Lower drive (Default)
- 1 Higher drive (doubles the rated output drive)

7-5 Reserved (0)

POLYNOMIAL FRC CONTROL REGISTER (XR6E)

Read/Write at I/O Address 3B7h/3D7h Index 6Eh

.....®




This register is effective in flat panel mode when polynomial FRC is enabled (see XR50 bits 0-1). It is used to control the FRC polynomial counters. The values in the counters determine the offset in rows and columns of the FRC count. These values are usually determined by trial and error.

- **3-0** Polynomial 'N' value
- 7-4 Polynomial 'M' value

This register defaults to '10111101' on RESET.

FRAME BUFFER CONTROL REGISTER (XR6F)

Read/Write at I/O Address 3B7h/3D7h Index 6Fh



This register is effective in flat panel mode only.

0 Frame Buffer Enable

This bit is used to enable the external frame buffer. Frame acceleration is available by setting bit-1 = 1. Frame buffering (with or without acceleration) is needed for simultaneous CRT and DD/DS panel operation. In case of simultaneous CRT and plasma or SS panels, the frame buffer is not used therefore this bit should be set to 0. In all cases of simultaneous CRT and flat panel display, XR51 bit-2 (Display Type) should be set to 1 (flat panel display) and XR06 bit-2 (Disable Internal DAC) must be programmed to 0 to enable the internal DAC. The frame buffer with acceleration may also be needed to drive high resolution DD panels.

- 0 Disable external frame buffer (default)
- 1 Enable external frame buffer

1 Frame Accelerator Enable

This bit should be used for DD flat panels only. This bit should be programmed to 0 when bit-0 = 0 or for non-DD panels. It enables frame acceleration using an external frame buffer consisting of a single 64Kx4 or 256Kx4 VRAM which can be used to support high resolution DD panels. The user must program XR51 bits 1-0 to 11 (DD panel), XR51 bits 5-4 to 10 (Clock Divide by 4) and bit-0 of this register to 1 (enable external frame buffer) when using the frame accelerator.

- 0 Disable frame accelerator (default)
- 1 Enable frame accelerator

2 Frame Buffer Memory Type


- 0 Frame buffer consists of a 64Kx4 VRAM. This buffer allows a maximum panel size of 1024x512 (subject to other restrictions) (default on reset).
- 1 Frame buffer consists of a 256Kx4 VRAM. This buffer allows a maximum panel size of 2048x1024. Note that if there is no frame acceleration, the maximum panel size is limited to 1280x1024 because the maximum capacity of the internal line buffer for DD panels is limited to 1280.

5-3 Frame Buffer Refresh Count

7-6 Reserved (must be programmed to 0)

Read/Write at I/O Address 3B7h/3D7h Index 70h

®



6-0 Reserved (0)

7 3C3 / 46E8 Register Disable

- 0 In the MC and PI bus, port 3C3h works as defined to provide control of VGA disable (the DISA/ pin may also be used to disable the VGA). In the PC bus, port 46E8h works as defined to provide control of VGA disable and setup mode (DISA/ and SETUP/ functions are not provided on pins).
- 1 In the MC and PI bus, writes to I/O port 3C3 have no effect (the VGA can still be disabled via the DISA/pin). In the PC bus, writes to I/O port 46E8h have no effect (the VGA remains enabled and will not go into setup mode).


Note: Writes to register 46E8 are only effective in PC bus configurations (46E8 is ignored in MC and PI bus configurations independent of the state of this bit). Writes to 3C3 are only effective in MC and PI bus configurations (3C3 is ignored in PC bus configurations independent of the state of this bit).

<u>Reads</u> from ports 3C3 and 46E8h have <u>no effect</u> independent of the programming of this register (both 3C3 and 46E8h are <u>write-only</u> registers).

This register is cleared by RESET.

FP COMPENSATION DIAGNOSTIC REGISTER

(**XR7D**) Read/Only at I/O Address 3B7h/3D7h Index 7Dh



This register is effective in flat panel mode only.


These bits are reserved for future use and currently all read back zero.

CGA / HERCULES COLOR SELECT REGISTER

(XR7E)

®

Read/Write at I/O Address 3B7h/3D7h Index 7Eh




This I/O address is mapped to the same register as I/O address 3D9h. This alternate mapping effectively provides a color select register for Hercules mode. Writes to this register will change the copy at 3D9h. The copy at 3D9h is visible only in CGA emulation or when the extension registers are enabled. The copy at XR7E is visible when the extension registers are enabled.

5-0 See register 3D9

7-6 Reserved (0)

DIAGNOSTIC REGISTER (XR7F)

Read/Write at I/O Address 3B7h/3D7h Index 7Fh



0 **3-State Control Bit 0**

- 0 Normal outputs (default on Reset)
- 1 3-state output pins: PALRD/, PALWR/, P7-0, PCLK, HSync, VSYNC, BLANK/, FLM, LP, ACDCLK, SHFCLK, RDY, 0WS/, IOCS16/, and IRQ.

1 **3-State Control Bit 1**

- 0 Normal outputs (default on Reset)
- 1 3-state output pins: RASA/, RÁSB/, CASA/, CASB/, WEA/, WEB/, DTOEA/, DTOEB/, SCLK, AA0-8 and BA0-8.

5-2 Test Function

These bits are used for internal testing of the chip when bit-6 = 1.

6 Test Function Enable

This bit enables bits 5-2 for internal testing.

- 0 Disable test function bits (default)
- 1 Enable test function bits

7 Special Test Function

This bit is used for internal testing and should be set to 0 (default to 0 on reset) for normal operation.





Programming and Parameters

GENERAL PROGRAMMING HINTS

The values presented in this section make certain assumptions about the operating environment. The flat panel clock is assumed to be input on CLKIN. The values programmed into the SmartMap[™] control registers (XR61 and XR62) give a threshold of 3 with foreground and background shift of 3 but SmartMap[™] is turned off. To enable it, set XR61 bit-0 = 1. The value programmed in the ACDCLK Register (XR5E) will produce minimal ghosting on most LCD panels. However, this value should be optimized for each panel model. Certain LCD Panels (Epson in particular) require the ACDCLK to be synchronized to vertical sync. For these panels, XR5E should be programmed to 80h. XR6E controls the polynomial FRC algorithm. This register must be adjusted to match the panel's persistence to obtain the best gray scale quality.

The horizontal parameter values presented here are the minimum required for each panel type. For high resolution panels, these parameters may be changed to suit the panel size. The horizontal values equal the number of characters clocks output per line. In dual drive panels this value includes both panels. Therefore, the horizontal values are double those expected.

Due to pipelining of the horizontal counters, certain sync or blank values may result in no display. Generally, the horizontal blank start must equal the display end and the blank end must equal the horizontal total. The horizontal sync start and end values have a wide range of acceptable values. The 65525 also has the versatility to program an LP delay to aid in interfacing to panels with a wide variety of timing requirements.

In order to program the 65525 for simultaneous display, two FLM signals are required. The first shorter FLM will match the normal FLM frequency as the data is displayed on the first half of the CRT display data. The second FLM will be longer to allow for the CRT blank time. The FLM delay is programmed in XR2C and should be equal to the CRT blank time + 1.

For flat panel types and sizes not presented here, start with the parameters for a panel that most closely resembles the target panel. Adjust the flat panel configuration registers as needed and adjust the horizontal and vertical parameters as needed. Adaption to a non-standard panel is usually a trial and error process.

These parameters are recommended by Chips and Technologies for the 65525. They have been tested on several different flat panel displays. Customers should feel free to test other register values to improve the screen appearance or to customize the 65525 for other flat panel displays.

EXTENSION REGISTER VALUES

The 65525 controller can be programmed for a wide variety of flat panels, compensation techniques and backwards compatibility. The following pages provide the following 65525 Extension Register Value tables:

	Extension	
Table	Registers	Display Type Description
#1	Minimum	Analog CRT Monitor (VGA Mode)
#2	Additional	CRT, Flat Panel, & Simultaneous Display Emulation Modes
#3	Additional	640x480 Monochrome LCD-DD Panels (Sharp LM64P80)
#3a	Additional	640x480 LCD-DD without Frame Buffer
#4	Additional	Simultaneous 640x480 Monochrome LCD-DD & CRT Display
#4a	Additional	640x480 LCD-DD Simultaneous Display Without Frame Acceleration
#5	Additional	640x480 16 Internal Gray Scale Plasma Panel (Matsushita S804)
#6	Additional	640x480 16 Internal Gray Scale EL Panel (Sharp LJ64ZU50)
#7	Additional	640x480 Color TFT LCD (Sharp LQ9D011/Hitachi TX26D02VC2AA/Toshiba LTM-
		09C015-1)
#8	Additional	Simultaneous 640x480 Color TFT LCD & CRT Display with Display Enable
#8a	Additional	Simultaneous 640x480 Color TFT LCD & CRT Display without Display Enable
#9	Additional	1024x768 Monochrome LCD-DD Panel (Sanyo LCM-5941-24NAK or Hitachi
		LMG9060ZZFC)
#10	Additional	1280x1024 Monochrome LCD-DD Panel (Hitachi LMG9100ZZFC)

<u>Table #1</u> specifies the values for the minimum Extension Registers required for the 65525 to boot to an analog CRT monitor.

<u>Table #2</u> specifies values for the additional Extension Registers required for<u>emulation of EGA, CGA, MDA and</u> <u>Hercules backwards compatibility modes</u>. Note that the registers in Table #2 should be used in conjunction with the registers specified in Table #1. For registers listed in both tables, use the values in Table #2 (shown in bold text).

<u>Tables #3 - #10</u> specify values for the additional Extension Registers required to support various<u>flat panels</u>. Note that the registers in Tables #3 - #10 should be used in conjunction with the registers specified in Table #1 (and optionally Table #2). For registers listed in more than one table, use the values in Tables #3 - #10 (shown in bold text) for the particular flat panel.

Table #1 - Analog CRT Monitor Display Mode

Initial Boot-Up Extension Register Values

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR02	01	CPU Interface	
XR04	A0	Memory Mapping	Note 1
XR06	00	Palette Control	
XR0B	00	CPU Paging	
XR0C	00	Start Address Top	
XR0D	00	Auxiliary Offset	
XR0E	00	Text Mode	
XR0F	10	Software Flag	Note 2
XR10	00	Single/Low Map	
XR11	00	High Map	
XR14	00	Emulation Mode	
XR15	00	Write Protect	
XR1E	00	Alternate Offset	
XR1F	00	Virtual EGA Switch	
XR24	12	Alternate Scanline	
XR25	59	Horizontal Virtual Panel Size	
XR28	00	Video Interface	
XR2B	00	Default Video	
XR52	40	Power Down Control	
XR53	00	Override	
XR54	32	Alternate Miscellaneous Output	
XR5F	4E	Power Down Mode Refresh	
XR60	A0	Blink Rate Control	
XR61	2E	SMARTMAP Control	
XR62	07	SMARTMAP Control	
XR63	41	Color Mapping Control	
XR70	80	Setup Control	
XR7F	00	Diagnostic	

- Note 1) Memory Mapping Register XR04 is automatically re-programmed with the video memory configuration by the video BIOS
- Note 2) Software Flag Register XR0F's definition:
 - Bits 0-1 Set by the BIOS depending upon the video memory configuration
 - Bit 5 0 All modes use the BMP selected dot clock
 - 1 All extended packed pixel modes use 40 MHz dot clock All other modes use the BMP selected dot clock
 - Bit 6 0 1024x768 16 color Interlaced CRT monitor
 - 1 1024x768 16 color Non-Interlaced CRT monitor
 - Bit 7 0 TallFonts (8x19/8x30 / 8x32 font) disabled
 - 1 TallFonts (8x19/8x30 / 8x32 font) enabled

Software Flag Register XR44's definition:

- Bit 4 0 Normal
 - 1 Optimal Compensation

Table #2 - CRT, Flat Panel, & Simultaneous Display Emulation Modes

Extension Register Values

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR14	00	Emulation Mode	EGA Emulation
XR15	18	Write Protect	EGA Emulation
<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	Comments
XR14	01	Emulation Mode	CGA Emulation
XR15	0D	Write Protect	CGA Emulation
XR18	27	Alternate Horizontal Display Enable End	
XR19	2B	Alternate Horizontal Retrace Start	CGA Emulation
XR1A	A0	Alternate Horizontal Retrace End	CGA Emulation
XR1B XR1C	2D 28	Alternate Horizontal Total	CGA Emulation CGA Emulation
XR1C XR1D	10	Alternate Horizontal Blanking Start Alternate Horizontal Blanking End	CGA Emulation
XR1D XR1E	10	Alternate Offset	CGA Emulation
XR1E XR7E	30	Monochrome Color Select	CGA Emulation
111()12			
<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	Comments
XR14	52	Emulation Comments	MDA Emulation
XR15	0D	Write Protect	MDA Emulation
XR7E	0F	Monochrome Color Select	MDA Emulation
<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR0D	02	Auxiliary Offset	Hercules Emulation
XR14	52	Emulation Mode	Hercules Emulation
XR15	0D	Write Protect	Hercules Emulation
XR18	59	Alternate Horizontal Display Enable End	Hercules Emulation
XR19	60	Alternate Horizontal Retrace Start	Hercules Emulation
XR1A	8F	Alternate Horizontal Retrace End	Hercules Emulation
XR1B	6E	Alternate Horizontal Total	Hercules Emulation
XR1C	5C	Alternate Horizontal Blanking Start	Hercules Emulation
XR1D	31	Alternate Horizontal Blanking End	Hercules Emulation
XR1E	16	Alternate Offset	Hercules Emulation
XR7E	0F	Monochrome Color Select	Hercules Emulation

Table #3 - Monochrome 640x480 LCD-DD Panel (Sharp LM64P80)

Extension Register Values (with a 64K x 4 VRAM frame accelerator)

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u> <u>Comments</u>
XR06	02	Palette Control Disable Internal DAC
XR19	5A	Alternate Horizontal Retrace Start
XR1A	19	Alternate Horizontal Retrace End
XR1B	59	Alternate Horizontal Total
XR1C	4F	Horizontal Panel Size
XR21	5A	Horizontal Sync Start for Extended Packed Pixel Mode
XR22	19	Horizontal Sync End for Extended Packed Pixel Mode
XR23	59	Horizontal Total for Extended Packed Pixel Mode
XR2C	04	Flat Panel VSync Delay
XR2D	50	Flat Panel HSync Delay (CP disabled)
XR2E	50	Flat Panel HSync Delay (CP enabled)
XR2F	00	Flat Panel HSync Width
XR50	25	Panel Format
XR52	41	Power Down Control
XR53	0C	Override
XR55	E5	Horizontal Compensation
XR56	00	Horizontal Centering
XR57	1B	Vertical Compensation
XR58	00	Vertical Centering
XR59	1F	Vertical Line Insertion
XR5A	00	Vertical Line Replication
XR5E	80	ACDCLK Control
XR64	E4	Alternate Vertical Total
XR65	07	Alternate Overflow
XR66	E0	Alternate Vertical Sync Start
XR67	01	Alternate Vertical Sync End
XR68	DF	Alternate Vertical Display Enable End
XR6E	BD	Polynomial FRC Control Register Optimize For LCD
XR6F	1B	Frame Buffer Control

Table #3a - Monochrome 640x480 LCD-DD Panel (Sharp LM64P80)

Extension Register Values (without a 64K x 4 VRAM frame buffer)

<u>Register</u>	<u>Value (in Hex)</u>	Register <u>Comments</u>
XR06	02	Palette Control Disable Internal DAC
XR19	56	Alternate Horizontal Retrace Start
XR1A	19	Alternate Horizontal Retrace End
XR1B	59	Alternate Horizontal Total
XR1C	4F	Horizontal Panel Size
XR21	56	Horizontal Sync Start for Extended Packed Pixel Mode
XR22	19	Horizontal Sync End for Extended Packed Pixel Mode
XR23	59	Horizontal Total for Extended Packed Pixel Mode
XR2C	03	Flat Panel VSync Delay
XR2D	A0	Flat Panel HSync Delay (CP disabled)
XR2E	A0	Flat Panel HSync Delay (CP enabled)
XR2F	00	Flat Panel HSync Width
XR50	35	Panel Format
XR52	41	Power Down Control
XR53	0C	Override
XR55	E5	Horizontal Compensation
XR56	00	Horizontal Centering
XR57	1 B	Vertical Compensation
XR58	00	Vertical Centering
XR59	1F	Vertical Line Insertion
XR5A	00	Vertical Line Replication
XR5E	80	ACDCLK Control
XR64	E2	Alternate Vertical Total
XR65	07	Alternate Overflow
XR66	E1	Alternate Vertical Sync Start
XR67	05	Alternate Vertical Sync End
XR68	DF	Alternate Vertical Display Enable End
XR6E	BD	Polynomial FRC Control Register Optimize For LCD
XR6F	18	Frame Buffer Control

Table #4 - Simultaneous CRT Display & Monochrome 640x480 LCD-DD Panel

Extension Register Values (With A 64Kx4 or 256Kx4 VRAM Frame Buffer & Frame Acceleration)

<u>Register</u>	<u>Value (in Hex)</u>	Register Comments		
XR19	55	Alternate Horizontal Retrace Start		
XR1A	00	Alternate Horizontal Retrace End		
XR1B	5F	Alternate Horizontal Total		
XR1C	4F	Horizontal Panel Size		
XR21	54	Horizontal Sync Start for Extended Packed Pixel Mod	le	
XR22	00	Horizontal Sync End for Extended Packed Pixel Mod	e	
XR23	61	Horizontal Total for Extended Packed Pixel Mode		
XR2C	21	Flat Panel VSync Delay		
XR2D	50	Flat Panel HSync Delay (CP disabled)		
XR2E	50	Flat Panel HSync Delay (CP enabled)		
XR2F	00	Flat Panel HSync Width		
XR50	25	Panel Format		
XR52	41	Power Down Control		
XR53	0C	Override		
XR64	0B	Alternate Vertical		
XR65	26	Alternate Overflow		
XR66	EA	Alternate Vertical Sync		
XR67	0C	Alternate Vertical Sync		
XR68	DF	Alternate Vertical Display Enable		
XR6E	BD	Polynomial FRC Control Register Optimize Fo	r LCD	
XR6F	1B	Frame Buffer Control		

Table #4a - Simultaneous CRT Display & Monochrome 640x480 LCD-DD Panel

Extension Register Values (With A 64Kx4 or 256Kx4 VRAM Frame Buffer without Frame Acceleration)

<u>Register</u>	<u>Value (in Hex)</u>	Register <u>Comments</u>		
XR19	55	Alternate Horizontal Retrace Start		
XR1A	00	Alternate Horizontal Retrace End		
XR1B	5F	Alternate Horizontal Total		
XR1C	4F	Horizontal Panel Size		
XR21	54	Horizontal Sync Start for Extended Packed Pixel Mode		
XR22	00	Horizontal Sync End for Extended Packed Pixel Mode		
XR23	61	Horizontal Total for Extended Packed Pixel Mode		
XR2C	23	Flat Panel VSync Delay		
XR2D	A0	Flat Panel HSync Delay (CP disabled)		
XR2E	A0	Flat Panel HSync Delay (CP enabled)		
XR2F	00	Flat Panel HSync Width		
XR50	35	Panel Format		
XR52	41	Power Down Control		
XR53	0C	Override		
XR64	0B	Alternate Vertical		
XR65	26	Alternate Overflow		
XR66	EA	Alternate Vertical Sync		
XR67	0C	Alternate Vertical Sync		
XR68	DF	Alternate Vertical Display Enable		
XR6E	BD	Polynomial FRC Control Register Optimize For LCD		
XR6F	19	Frame Buffer Control		

Table #5 - 640x480 16 Internal Gray Scale Plasma Panel (Matsushita S804)

Extension Register Values (No Frame Buffer)

<u>Register</u>	<u>Value (in Hex)</u>	Register	Comments
XR19	60	Alternate Horizontal Retrace Start	
XR1A	00	Alternate Horizontal Retrace End	
XR1B	60	Alternate Horizontal Total	
XR1C	4F	Flat Panel Horizontal Panel Size	
XR21	60	Horizontal Sync Start for Extended Pa	acked Pixel Mode
XR22	00	Horizontal Sync End for Extended Pa	
XR23	60	Horizontal Total for Extended Packed	l Pixel Mode
XR2C	04	Flat Panel VSync Delay	
XR2D	62	Flat Panel HSync Delay (CP disabled	
XR2E	6d	Flat Panel HSync Delay (CP enabled))
XR2F	08	Flat Panel HSync Width	
XR50	17	Panel Format	
XR51	C4	Display Type	
XR52	01	Power Down Control	
XR53	0C	Override	
XR54	39	Alternate Miscellaneous Output	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	1F	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR64	0D	Alternate Vertical	
XR65	26	Alternate Overflow	
XR66	E8	Alternate Vertical Sync	
XR67	0A DE	Alternate Vertical Sync	
XR68	DF	Alternate Vertical Display Enable	
XR6F	00	Frame Buffer Control	

Table #6 - 640x480 16 Internal Gray Level EL Panel (Sharp LJ64ZU50)

Extension Register Values (No Frame Buffer)

<u>Register</u>	<u>Value (in Hex)</u>	Register	Comments
XR19	52	Alternate Horizontal Retrace Start	
XR1A	15	Alternate Horizontal Retrace End	
XR1B	54	Alternate Horizontal Total	
XR1C	4F	Flat Panel Horizontal Panel Size	
XR21	52	Horizontal Sync Start for Extended Pa	acked Pixel Mode
XR22	15	Horizontal Sync End for Extended Pa	cked Pixel Mode
XR23	54	Horizontal Total for Extended Packed	l Pixel Mode
XR2C	0C	Flat Panel VSync Delay	
XR2D	4F	Flat Panel HSync Delay (CP disabled	
XR2E	4E	Flat Panel HSync Delay (CP enabled))
XR2F	81	Flat Panel HSync Width	
XR50	17	Panel Format	
XR51	C4	Display Type	
XR52	41	Power Down Control	
XR53	0 C	Override	
XR54	F9	Alternate Miscellaneous Output	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	1F	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR64	F0	Alternate Vertical	
XR65	07	Alternate Overflow	
XR66	E5	Alternate Vertical Sync	
XR67	0E	Alternate Vertical Sync	
XR68	DF	Alternate Vertical Display Enable	
XR6F	00	Frame Buffer Control	

Table #7 - 640x480 Color TFT LCD Flat Panel with Display Enable Signal (Sharp LQ9D011 set to
accommodateDE Signal or HitachiTX26A02VCAA)

Extension Register Values (No Frame Buffer)

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>	
XR06	C2	Palette Control	Color Reduction	
XR19	56	Alternate Horizontal Retrace	Start	
XR1A	13	Alternate Horizontal Retrace	End	
XR1B	5F	Alternate Horizontal Total		
XR1C	4F	Flat Panel Horizontal Panel S	Size	
XR21	56	Horizontal Sync Start for Ex	tended Packed Pixel Mode	
XR22	13	Horizontal Sync End for Ext	ended Packed Pixel Mode	
XR23	5F	Horizontal Total for Extende	ed Packed Pixel Mode	
XR28	02	Video	Interface	Change Polarity
XR2C	00	Flat Panel VSync Delay		
XR2D	4F	Flat Panel HSync Delay (CI	P disabled)	
XR2E	80	Flat Panel HSync Delay (CI	P enabled)	
XR2F	0F	Flat Panel HSync Width		
XR50	C7	Panel Format		
XR51	C4	Display Type		
XR52	41	Power Down Control		
XR53	0C	Override		
XR54	FB	Alternate Miscellaneous O	utput	
XR55	E5	Horizontal Compensation		
XR56	00	Horizontal Centering		
XR57	1B	Vertical Compensation		
XR58	00	Vertical Centering		
XR59	1F	Vertical Line Insertion		
XR5A	00	Vertical Line Replication		
XR64	01	Alternate Vertical		
XR65	26	Alternate Overflow		
XR66	DF	Alternate Vertical Sync		
XR67	05	Alternate Vertical Sync		
XR68	DF	Alternate Vertical Display En	nable	
XR6F	00	Frame Buffer Control		

Table #8- Simultaneous CRT Display and 640x480 Color TFT LCD with Display Enable Signal LQ9D011 set to accom (Sharp LQ9D011 set to accom

modate DE Signal or Hitachi TX26A02VC)

Extension Register Values (No Frame Buffer)

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	Comments
XR06	CO	Palette Control	Color Reduction
XR19	55	Alternate Horizontal Retrace Start	
XR1A	00	Alternate Horizontal Retrace End	
XR1B	5F	Alternate Horizontal Total	
XR1C	4F	FP Horizontal panel Size	
XR21	54	Horizontal Sync Start for Extended Pa	
XR22	00	Horizontal Sync End for Extended Pae	
XR23	61	Horizontal Total for Extended Packed	Pixel Mode
XR2C	00	Flat Panel VSync Delay	
XR2D	4F	Flat Panel HSync Delay (CP disabled	
XR2E	80	Flat Panel HSync Delay (CP enabled)	1
XR2F	0F	Flat Panel HSync Width	
XR50	C7	Panel Format	
XR51	C4	Display Type	
XR52	41	Power Down Control	
XR53	0C	Override	
XR54	FB	Alternate Miscellaneous Output	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	1F	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR64	01	Alternate Vertical	
XR65	26	Alternate Overflow	
XR66	DF	Alternate Vertical Sync	
XR67	05	Alternate Vertical Sync	
XR68	DF	Alternate Vertical Display Enable	
XR6F	00	Frame Buffer Control	

Table #8a -Simultaneous CRT Display and 640x480 Color TFT LCD without Display Enable Signal (Sharp LQ9D011 set to EMULATE LQ10D011 panel or Sharp LQ10D011)

Extension Register Values (No Frame Buffer)

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	<u>Comments</u>
XR06	C2	Palette Control	Color Reduction
XR19	56	Alternate Horizontal Retrace Start	
XR1A	13	Alternate Horizontal Retrace End	
XR1B	5F	Alternate Horizontal Total	
XR1C	4F	FP Horizontal panel Size	
XR21	56	Horizontal Sync Start for Extended Pa	
XR22	13	Horizontal Sync End for Extended Pa	cked Pixel Mode
XR23	61	Horizontal Total for Extended Packed	Pixel Mode
XR2C	00	Flat Panel VSync Delay	
XR2D	51	Flat Panel HSync Delay (CP disabled	
XR2E	5C	Flat Panel HSync Delay (CP enabled)	
XR2F	06	Flat Panel HSync Width	
XR50	C7	Panel Format	
XR51	C4	Display Type	
XR52	41	Power Down Control	
XR53	<u>0</u> C	Override	
XR54	FB	Alternate Miscellaneous Output	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	1F	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR64	05	Alternate Vertical	
XR65	26	Alternate Overflow	
XR66	E2	Alternate Vertical Sync	
XR67	05	Alternate Vertical Sync	
XR68	DF	Alternate Vertical Display Enable	
XR6F	00	Frame Buffer Control	

Table #9- 1024x768 Monochrome LCD-DD Panel (Sanyo LCM-5941-24NAK or Hitachi LMG9060ZZFC)

Extension Register Values (With a 256x4 VRAM Frame Buffer & Frame Acceleration)

<u>Register</u>	<u>Value (in Hex)</u>	Register	Comments
XR06	02	Palette Control	
XR19	88	Alternate Horizontal Retrace Start	
XR1A	07	Alternate Horizontal Retrace End	
XR1B	8A	Alternate Horizontal Total	
XR1C	7F	Flat Panel Horizontal Panel Size	
XR21	88	Horizontal Sync Start for Extended Packe	
XR22	01	Horizontal Sync End for Extended Packe	
XR23	8A	Horizontal Total for Extended Packed Pix	kel Mode
XR2C	01	Flat Panel VSync Delay	
XR2D	80	Flat Panel HSync Delay (CP disabled)	
XR2E	80	Flat Panel HSync Delay (CP enabled)	
XR2F	00	Flat Panel HSync Width	
XR50	25	Panel Format	
XR51	6F	Display Type	
XR52	41	Power Down Control	
XR53	0C	Override	
XR55	07	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1B	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	1F	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR5E	80	ACDCLK Control	
XR64	01	Alternate Vertical	
XR65	E5	Alternate Overflow	
XR66	00	Alternate Vertical Sync	
XR67	01	Alternate Vertical Sync	
XR68	FF	Alternate Vertical Display Enable	
XR6E	33	FRC Polynomial Control Register	Optimize For LCD
XR6F	1F	Frame Buffer Control	



Table #10- 1280X1024 Monochrome LCD-DD Panel (Hitachi LMG9100ZZFC)

Extension Register Values (With a 256x4 VRAM Frame Buffer & Frame Acceleration)

<u>Register</u>	<u>Value (in Hex)</u>	<u>Register</u>	Comments
XR 06	02	Palette Control	
XR19	A6	Alternate Horizontal Retrace Start	
XR1A	1E	Alternate Horizontal Retrace End	
XR1B	AA	Alternate Horizontal Total	
XR1C	9F	Flat Panel Horizontal Panel Size	
XR21	A6	Horizontal Sync Start for Extended Pac	ked Pixel Mode
XR22	1E	Horizontal Sync End for Extended Pack	ked Pixel Mode
XR23	AA	Horizontal Total for Extended Packed H	Pixel Mode
XR2C	00	Flat Panel VSync Delay	
XR2D	A0	Flat Panel HSync Delay (CP disabled)	
XR2E	A0	Flat Panel HSync Delay (CP enabled)	
XR2F	03	Flat Panel HSync Width	
XR50	25	Panel Format	
XR51	6 F	Display Type	
XR52	41	Power Down Control	
XR53	0C	Override	
XR55	E5	Horizontal Compensation	
XR56	00	Horizontal Centering	
XR57	1D	Vertical Compensation	
XR58	00	Vertical Centering	
XR59	1F	Vertical Line Insertion	
XR5A	00	Vertical Line Replication	
XR64	FE	Alternate Vertical	
XR65	<u>E7</u>	Alternate Overflow	
XR66	FE	Alternate Vertical Sync	
XR67	00	Alternate Vertical Sync	
XR68	FE	Alternate Vertical Display Enable	
XR6E	9D	FRC Polynomial Control Register	Optimize For LCD
XR6F	1F	Frame Buffer Control	





Application Schematic Examples

This section includes schematic examples showing various 65525 interfaces. The schematics are broken down into four main groups for discussion:

1) System Bus Interface

- PC/AT (ISA 16-Bit) Bus (with and without Linear Addressing Support)
- PC/Chip (F8680) (ISA 8-bit) Bus Interface
- MC-Bus
- 386 SL PI-Bus (with and without Linear Addressing Support)
- 386 SX or 386 DX Local Bus (with and without Linear Addressing Support)
- 486 Local Bus (with and without Linear Addressing Support)

2) Display Memory Interface

- Two or Four 256Kx4 DRAMs(with optional Frame Buffer)
- Two 512Kx8 DRAMs (with optional Frame Buffer)
- Two 256Kx4 VRAMs (with optional Frame Buffer)
- Four 256Kx4 VRAMs
- Two 256Kx8 VRAMs

3) CRT / Flat Panel Interface


4) Clock Interface (82C404A/B Clock Chip)

To design a system around the 65525, select one schematic page from each of the four groups above.

Selection of a bus interface for the VGA controller is generally dictated by the type of bus available in the system. If performance is a concern, however, and a 386 CPU is being used, a local bus interface should be used instead and/or linear addressing support should be included (linear addressing typically requires one additional inexpensive external package but significantly improves performance in GUI environments such as WindowsTM). 486 local bus interfacing requires 4 external octal tranceives due to the 486 CPU's lack of ability to do bus translation for 16-bit cycles. Interfacing to a local bus requires the use of the 65525.

Selection of a memory interface involves several factors:


- Designing with four 256Kx4 DRAMs and a 64Kx4 VRAM frame buffer offers the most flexibility, allows interface to all panel types, and allows all 65525 features to be used. In this configuration, two of the DRAMs and the frame buffer can be left un-installed on the PCB for the lowest cost subsystem (addition of the two extra DRAMs provides Super-VGA modes of operation on CRTs; addition of the frame buffer provides simultaneous display capability).
- Designing with two 512Kx8 DRAMs results in a total of 1MB of display memory with only two memory chips. This may result in less PCB space used by the graphics subsystem. However, the 256Kx4 DRAM configurations will generally be more cost effective, since generally only 512KB of display memory is required.
- Designing with VRAMs results in faster performance and lower power, but with a cost penalty (VRAMs are more expensive). An additional consideration is that some of the VRAM interface pins are used to support the frame buffer. As a result, the frame buffer can only be implemented in 256KB VRAM configurations (two 256Kx4 VRAMs) and cannot be implemented in 512KB display memory configurations (four 256Kx4 or two 256Kx8 VRAMs). As a result, 512KB VRAM memory configurations cannot be used if simultaneous display capability or interface to high-resolution flat panels (1024x768 monochrome) is required.
- Replacing the 64Kx4 VRAM frame buffer with a 256Kx4 VRAM allows interfacing to high resolution flat panel displays with frame acceleration.



		Application Schematic Exa
B02 RESET 100 ohm	13	RESET
\sim RFSH/	27	RESET RFSH/ [DISA/] {DISA/} <disa></disa> BHE/ [BHE/] {BHE/} <bhe></bhe> AEN [MIQ(] {PMIQ() <miq(></miq(>
CO1 BHE/	$+ \frac{26}{20}$	BHE/ [BHE/] {BHE/} <bhe></bhe>
AII AEN	28	AEN [MIO/] {PMIO/} <mio></mio>
\square	n/c	ACTIND ADL/ ACTIND ADS/>
$\begin{array}{c c} \underline{B28} \\ \underline{B20} \\ \underline{B0WP} \\ \underline{B0WP} \\ \end{array}$	22	
$\begin{array}{c c} \hline B13\\ \hline B13\\ \hline DRD \end{array}$	$+\frac{23}{22}$	IOWR/ [SETUP/] {SETUP/} <ldev></ldev>
B14 SMEMW/	$-\frac{22}{25}$	IOWR/ [SETUP/] {SETUP/] <ldev></ldev> IORD/ [CMD/] {PCMD/} <cclk></cclk>
	$\frac{23}{24}$ C	$\{\text{MEMW} [50] \} = \{\text{VGACS} \} < \text{VGACS}$
B12 PDV	$\frac{-24}{18}$	$MEMR/ [S1/] {RD/} $
	10	עאר אראד אראד אראד אראד אראד
B08 IB09	$\frac{1}{17}$	$OWS/ [CSFB/] \{Reserved\} < NA/>$
		IRQ $[IRQ/]$ {IRQ} $\langle IRQ \rangle$
() <u>10C310/</u>	- <u></u> C	$\frac{1RQ}{10CS16/ [DS16/]} \{1RQ\} < 1RQ/> \\ \{Reserved\} < BS16/> \\ \}$
D01 MEMCS16/		
\longrightarrow LA23 AC127		
(0)		(5575
		65525
(A01) NMI/ n/c		
$\underbrace{\begin{array}{c} A01 \\ B30 \end{array}}^{\text{IVML}} \underbrace{\begin{array}{c} 14.31818 \text{ MHz} \\ To 82C404 \text{ Clock Chip} \end{array}}_{\text{Id}}$		
A12 A19	49	
A12 Alo	48	ΔA1Q ΓA1Q1
A14 AI/	47	
Alb	46	
A16 AI5	45	A15 [A15]
A17 A14	44	
A18 A13	43	
A10 $A12$	42	
A19 $A11$ $A20$ $A11$ $A10$	41	
A21 A10	40	
A9	39	
A22 Að	38	
A24 A/	37	
A25 A0	36	
A26 A3	35	
A27 A4	34	
A28 A3	33	
A29 A2	32	A2 [A2]
Al Al	31	
A30 A0	• 30	$A0 [A0] \{A0\} \langle BLE/\rangle$
	9	
$+5V = B3, B29, D16$ ENA O_1^{-1} DIR O_1^{-1}	82	ENAVDD/ (VGARD)
\square DIS \square DIS \square DIS	68	D15
C_{17} D14 12 0	67	D14
\square	66	D13
	65	D12 Note: To enable the
	64	D11 VGARD output,
C_{13} DI0 I0 B A 4	63	D10 configuration pin 4 (XCV/
$\begin{array}{c c} C13 \\ \hline C12 \\ \hline D09 \\ \hline 18 \\ 245 \\ \hline 2 \\ 2 \\$	62	$D_{p_1}^{p_2}$ on AA4) must be connected
D00 10 745 12	61	JDg OII AA4) must be connected
$GND = B1, B10, B31, D18$ optional transceivers $ENA \circ 1$	2	to ground via a 1.5K resistor.
11 DIR 9	58	77
A02 D06 12 8	57	D7
A03 D05 13 7	56	D6
A04 D04 14 L $$ 6	55	D5
A05 D03 15 5	54	D4
16 16 14	53	D3
A0/ D01 17 B A 3	52	- D2 - D1
		11/1
$ \begin{array}{c c} A08 \\ \hline A09 \\ \hline D00 \\ \hline 18 245 \\ \hline 2 \end{array} $	51	DO


- "






			A	pplicatio	on Schem	atic Exam	ples
8680-117 RESET 8680-22 RFSH/ (DACK1/) 8680-7 AEN	Pullup to VC	$CB - \frac{20}{28}C$	RESET RFSH/ BHE/ AEN	[DISA/] [BHE/] [MIO/]	{DISA/} {BHE/}	<disa></disa> <bhe></bhe> <mio></mio>	
IOWR/ 8680-12 IORD/ 8680-15 MEMW/		<u> </u>	ACTIND IOWR/ IORD/	[ADL/] [SETUP/] [CMD/]	{PCMD/}	//} <ads></ads> <ldev></ldev> <cclk></cclk>	
8680-8 MEMR/ 8680-10 MEMR/ 8680-6 RDY 8680-3 IRQ2		$\frac{24}{18}$ n/c $\frac{19}{17}$	MEMW/ MEMR/ RDY 0WS/	[S1/] [RDY] [CSFB/]	{RD/}	} <vgacs :<br=""><rd></rd> <lrdy></lrdy> l}<na></na> <irq></irq></vgacs>	
The video subsystem BIOS must be merg system BIOS (contact CHIPS for more in		n/c <u>10</u> 0	IOCS16/	[DS16/]	{Reserved	} <b\$16></b\$16>	
8680-152 PWKDN/(PS2) To 82C404A/I 8680-151 STNDBY/(PS1) To 65525 STN 8680-51 14.31818 MHz To 82C404A/I 8680-51 222 CVLV To 82C404A/I	OFF/ input pin B Clock Chip P IDBY/ input pin B Clock Chip X HZ input pin 10	WRDN/ 15 FALIN		65	525		
82C404A/B PWRDN/ may be driven by 65525 pin 109 if the 4-VRAM configuration is not used	1	49					
8680-9 A19 8680-11 A17 8680-14 A17 8680-16 A15 8680-16 A15 8680-17 A13 8680-23 A12 8680-25 A11 8680-27 A11 8680-29 A9 8680-32 A8 8680-32 A8 8680-32 A8 8680-32 A9 8680-32 A8 8680-32 A8 8680-32 A8 8680-32 A8 8680-34 A7 8680-34 A7 8680-34 A5 8680-45 A2 8680-45 A2 8680-45 A2 8680-50 A1 8680-52 A0 8680-52 A0		$ \begin{array}{r} 48 \\ 47 \\ 46 \\ 45 \\ 44 \\ 43 \\ 42 \\ 41 \\ 40 \\ 39 \\ 38 \\ 37 \\ 36 \\ 35 \\ 34 \\ 33 \\ 32 \\ 31 \\ 30 \\ \end{array} $	A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1	[A19] [A18] [A17] [A16] [A15] [A14] [A13] [A12] [A11] [A10] [A3] [A4] [A5] [A4] [A3] [A2] [A1] [A0]	{A0}	<ble></ble>	
PC/Chip Interface		$\begin{array}{c} n/c & \underline{68} \\ n/c & \underline{67} \\ n/c & \underline{66} \\ n/c & \underline{65} \\ n/c & \underline{64} \\ n/c & \underline{63} \\ n/c & \underline{62} \\ n/c & \underline{61} \end{array}$	ENAVDI D15 D14 D13 D12 D11 D10 D9 D8	D∕ (VGAI	RD)		
8680-68 D7 8680-67 D6 8680-66 D4 8680-63 D3 8680-62 D1 8680-61 D0 8680-60 D0		58 57 56 55 54 53 52 51	D7 D6 D5 D4 D3 D2 D1 D0				
Circuit Example - 6552	25 Interface	to PC/Ch	ip (8-bit	ISA Bu	s)		


• "









Application Schematic Examples






...





...





(FA8) SBD' (404PD/) SBD	$\sqrt{\frac{100}{100}}$ Connect to VRAM pin A8 if using 256Kx4 VRAM (required for f	nigh-res panel support)
(404FD/) SBD((BA9) SBD(
(AA9) SBD4	$4\frac{111}{112}$ n/c	
(FD3) SBD3	112	
(FD2) SBD2 (FD1) SBD2		
(FD0) SBD		
(SBD3)MBD	7 116	
(SBD2)MBD		
(SBD1)MBD3	2110	
(SBD0)MBD4 MBD3	2 121 23 D2	
MBD		
(ICTENA1/)MBD	$I = \frac{1}{124}$	
(TSENA1/)MBD	125 19 D0	
BA	$\frac{17}{126}$ $\frac{17}{17}$ $\frac{17}{17}$ $\frac{17}{17}$ $\frac{17}{17}$ $\frac{17}{17}$ $\frac{17}{17}$	
BA' BA		
BA		
65525 BA4	121 121 12 A4	
BA: BA:		
BA		•
BAG	A0	
RASB	$\left \begin{array}{c} 139 \\ 138 \\ 138 \\ 138 \\ 138 \\ 138 \\ 133 \\ 13$	
CASB	$/\mathcal{P}_{137}^{\underline{156}} \xrightarrow{\text{W} \underline{\text{K2}}} \underline{33 \text{ ohm}} \underline{25} \mathbf{Q} \underline{\overline{\text{CAS}}}$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
WEB DTOEB	$\frac{136}{136}$ n/c $\frac{22}{0E}$	$\begin{array}{c c} \hline D2 \\ \hline 6 \\ D1 \\ \end{array}$
DIOED		$\frac{5}{\text{D0}} \frac{31}{\text{S0}} \frac{2}{2}$
(FA7) SAD7	12	$\frac{13}{9}$ A7 64K
(FA6) SAD6	10	10^{A6} x4
(FA5) SAD5 (FA4) SAD4	9	$11 \stackrel{A5}{_{A4}}$ VRAM
(FA3) SAD4	0	<u>14</u> A 3
(FA2) SAD2		$-\frac{15}{16}$ A2 BVC
(FA1) SAD1	5	17 AI
(FA0) SAD0	4	$\frac{17}{80}$ A0
(SAD3) MAD7 (SAD2) MAD6 (SAD1) MAD6	3	$\frac{18}{18}$ $\frac{RAS}{CAS}$
(SAD1) MAD3		$1 - \frac{7}{4} d \overline{WE}$
(SAD0) MAD4	1_{150} 25 Optional	$\left -\frac{4}{1} \right = \frac{4}{1} \left \frac{1}{1} \right = \frac{4}{1} \left $
MAD3 MAD2	158 24 D3 124 D3	SCLK 21 SOF
(ICTENA0/) MAD	137 $2D1$ 122 $2D1$	Optional
(TSENA0/) MAD	$D = \frac{1}{100} D = \frac{1}{100} $	Frame Buffer
AA8	$\frac{155}{154} \qquad \frac{18}{17} \ A8}{17} \ 256 K \qquad \frac{18}{17} \ A8}{256 K} \ \frac{256 K}{17} \ A8}{256 K} $	
	152 16 A/ x4 16 A/ x4	
(CFG7) AA (CFG6) AA (CFG5) AA	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
(CFUJ) AA.		
(CFG4) AA4	151 14 $A3$ 14 $A3$	
(CFG4) AA4 (56M/)(CFG3) AA3	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
(CFG4) AA4 (56M/)(CFG3) AA3 (OSC/)(CFG2) AA3	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
(CFG4) AA4 (56M/)(CFG3) AA3 (OSC/)(CFG2) AA2 (MC/)(CFG1) AA1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	65525
(CFG4) AA4 (56M/)(CFG3) AA3 (OSC/)(CFG2) AA3 (MC/)(CFG1) AA1 (LB/)(CFG0) AA4	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	65525 Display Memory
(CFG4) AA4 (56M/)(CFG3) AA3 (OSC/)(CFG2) AA2 (MC/)(CFG1) AA1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
(CFG4) AA4 (56M/)(CFG3) AA3 (OSC/)(CFG2) AA3 (MC/)(CFG1) AA1 (LB/)(CFG0) AA4 RASA CASA WEA	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Display Memory
(CFG4) AA4 (56M/)(CFG3) AA3 (OSC/)(CFG2) AA3 (MC/)(CFG1) AA1 (LB/)(CFG0) AA4 RASA CASA WEA DTOEA	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Display Memory Circuit
(CFG4) AA4 (56M/)(CFG3) AA3 (OSC/)(CFG2) AA3 (MC/)(CFG1) AA1 (LB/)(CFG0) AA4 RASA CASA WEA DTOEA SCLK	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Display Memory Circuit Two or Four
(CFG4) AA4 (56M/)(CFG3) AA3 (OSC/)(CFG2) AA3 (MC/)(CFG1) AA1 (LB/)(CFG0) AA4 RASA CASA WEA DTOEA SCLK (BLANK/) FRAS3 (P9)(PALWR/) FCAS	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Display Memory Circuit Two or Four 256Kx4 DRAMs
(CFG4) AA4 (56M/)(CFG3) AA3 (OSC/)(CFG2) AA2 (MC/)(CFG1) AA1 (LB/)(CFG0) AA4 RASA CASA WEA DTOEA SCLK (BLANK/) FRAS (P9)(PALWR/) FCAS (P10)(PALWD) FWE	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Display Memory Circuit Two or Four 256Kx4 DRAMs (With Optional
(CFG4) AA4 (56M/)(CFG3) AA3 (OSC/)(CFG2) AA3 (MC/)(CFG1) AA1 (LB/)(CFG0) AA4 RASA CASA WEA DTOEA SCLK (BLANK/) FRAS. (P9)(PALWR/) FCAS	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Display Memory Circuit Two or Four 256Kx4 DRAMs (With Optional

(FA8) SI	$\frac{3D7}{109}$ Connec	to VRAM pin A8	if using 256Kx4 VRAM	(required for hi	gh-res panel support)
(404PD/) SI (BA9) SI	$\frac{BD6}{110} \frac{105}{n/c}$				
(AA9) SI			-		
(FD3) SI	$3D3 \frac{112}{113}$				
(FD2) SI	$3D_{114}^{2}$				
(FD1) SI (FD0) SI	3D1 115				
	116		27 D7		
(SBD3)MI (SBD2)MI	SD/ 117		$\frac{20}{25}$ D6		
(SBD2)MI	0051110		<u>24</u> D5		
(SBD0)MI			$\frac{24}{5}$ D4 $\frac{1}{4}$ D3		
	3D3 122	I	$-\frac{4}{102}$		
MI (ICTENA1/)MI	BD2 122 BD1 123	,	$\frac{3}{2}$ D1		
(TSENA1/)MI			$\frac{2}{9}$ D0		
· ,	3 4 8 125		20 A9		
	2 1 7 120		A8 512K 19 A7 x8		
I	$BA6 \frac{127}{128}$		$\frac{18}{17} \stackrel{A7}{}_{A5} \mathbf{X8}$		
I	BA5 120		16 16		
	3A4 121		13 A4		
1 I	BA3 131 BA2 132		$\begin{array}{c c} 13 \\ \hline 12 \\ 11 \\ \hline A2 \\ \mathbf{PKG} \end{array}$		
Ī	341 155				
	BA0 33		A0	Ĭ ∳ ∔	
RA	SB/P_{120}^{159} W		$\frac{8}{22}$ \overline{RAS}		
CA	SB/P130		$-\frac{23}{7}$ q <u>CA</u> S		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
W	EB/D_{136}		$\frac{1}{22}$ $\frac{1}{22}$ $\frac{1}{22}$ $\frac{1}{22}$ $\frac{1}{22}$ $\frac{1}{22}$		$\frac{D2}{D1}$ $\frac{S2}{S1}$
DIO	EB/O^{150} n/c		$\downarrow \underline{\downarrow}^{22} d \overline{OE}$		
	D7 12			13	
(FA7) SA	D/ 11				$\mathbf{A}_{\mathbf{A}\mathbf{C}}^{\mathbf{A}\mathbf{A}}$ 64K
(FA6) SA (FA5) SA	D5 10			1(A6 x4 A5 x BAM
(FA4) SA				11	
(FA3) SA	D3 7			14	
(FA2) SA				16	
(FA1) SA (FA0) SA				17	
	1		27 D7		
(SAD3) MA (SAD2) MA			$\frac{26}{25}$ D6	18	RAS CAS
(SAD1) MA			24 D3		
(SADO) MA			<u>5</u> D4	$ _{1} = \frac{4}{1}$	DTOE
MA	AD3 159 AD2 157	I	$\frac{4}{102}$		<u>SCL</u> K
(ICTENA0/) MA	D1 15/		$\frac{1}{2}$ D1		Ontional
(TSENA0/) MA	AD1 156		$\frac{2}{9}$ D0		Optional Frame Buffer
A	AA8 155		A9 20 A8 512K		Traile Build
(CFG7) Å	AA7 154		$-\frac{12}{10}$ A7 x8		
(CFG6) A	AA6 153		$\frac{10}{17}$ A6 DRAM		
(CFG5) A	AA3 151		16115		
(CFG4) A (56M/)(CFG3) A	AA4 149 AA3 148		13 A4		Jse this memory configuration
(OSC/)(CFG2) A	A2 140		$\frac{12}{\Delta^2}$		to implement 1MB of display memory for support of high
(MC/)(CFG1) A	$AA1 \frac{147}{146}$		$-\frac{11}{10}$ A1		resolution display modes
(LB/)(CFG0)	4A0 33		A0		resolution display modes
	$SA/p_{1/4}^{1/42}$ W		$\frac{8}{230}\overline{\text{RAS}}$		
	SA/P_{144}		$-\frac{2S}{7}$ $\frac{CAS}{WE}$		
W DTO	$\frac{\text{EA}/\text{D}_{145}}{\text{EA}/\text{D}_{125}} \text{ n/c}$		$\frac{1}{22} O \frac{WE}{OE}$		65525
	$\frac{135}{135} \frac{1}{n/c}$		⊥_ <u> </u>		Display Memory
	AS/P_{72}^{75}		-		Circuit
	$AS/P_{\overline{73}}$ V				512Kx8 DRAMs
(P10)(PALRD/) FV	we/p <u>72</u> vv]	(With Optional
(P8)(SENSE) FDT	0E/þ 71				Frame Buffer)
(P11)(PCLK)(FSC)FS	<u>ue/p</u>				


Revision 1.0



	J 108				
(FA8) SBD (404PD/) SBD	$\frac{109}{109}$ n/c	to VRAM pin A8	if using 256Kx4 VRAM	l (required for	high-res panel support)
(BA9) SBD	$5 \frac{110}{111}$ n/c				
(AA9) SBD					
(FD3) SBD (FD2) SBD	2 113			1	1
(FD1) SBD	$1 \frac{114}{115}$				
(FD0) SBD	116				
(SBD3)MBD					
(SBD2)MBD (SBD1)MBD	5 1 10			1. 111	
(SBD0)MBD	4 121		24 22 82 27	++-	
MBD MBD	3 122		$\begin{array}{c c} 24 \\ \hline 23 \\ \hline 6 \\ D2 \\ \hline 52 \\ \hline 3 \\ \hline 26 \\ \hline 3 \\ \hline $		
(ICTENA1/)MBD			$-\frac{0}{5}D1$ S1 $\frac{3}{2}$	_	
(TSENA1/)MBD	0 124		100 S0 $\frac{2}{100}$	'	
BA			$-\frac{10}{15}$ A8		
BA	/ 127		$11^{A/}_{AC}$ 256K		
BA BA	5 120		$\frac{11}{12} \begin{array}{c} A6 \\ A5 \\$		
65525 ВА	4 129		$-\frac{15}{16}$ A4 V KAM		
BA BA	3 132		17 $^{A3}_{A2}$ SOJ		
BA	1 <u>133</u> 1 134		$\frac{18}{19} \stackrel{\text{A2}}{\text{A1}} \text{ PKG}$		
BA	33		A0	T	
RASE	p_{138}^{139} W		$-\frac{9}{210} \overline{RAS}$		20 22 52 23
CASB WEB	137 VV		$-\frac{21}{7}$ $\frac{CAS}{WE}$		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
DTOEB	$^{0}/^{0}$		$-\frac{4}{10} \frac{WE}{DTOE}$		$-\frac{6}{5}$ D1 S1 3
			SCLK SOF FWE 22		-5 D0 S0 2
	12		I - Q SOE FWE	P	13 .7
(FA7) SAD7 (FA6) SAD6	11				$9 \stackrel{\text{A}}{\scriptstyle \text{Ac}} 64 \text{K}$
(FA5) SAD5	10				$\frac{10}{10}$ A6 x4
(FA4) SAD4	8				$ \begin{array}{c c} 11 \\ \hline 14 \\ \hline 14 \\ \hline A2 \end{array} \mathbf{VRAM} $
(FA3) SAD3 (FA2) SAD2	1				$\begin{array}{c c} \hline 14\\\hline 15\\\hline A2\\\hline 16\\\hline A2\\\hline BVC \end{array}$
(FA1) SAD1	5			_	$\frac{10}{17}$ A1 PKG
(FA0) SAD0	4				$\frac{17}{80}$ A0
(SAD3) MAD	7 3				18 RAS
(SAD2) MAD (SAD2) MAD (SAD1) MAD	2				$-\frac{7}{2}$ $\frac{CAS}{WE}$
(SAD0) MAD4	4 159		24 22 52 27	╫┑║║┍━	$-\frac{4}{10}$ DTOE
MAD: MAD	158		23 D3 53 26		<u>21</u> <u>SCL</u> K SOE
(ICTENA0/) MAD	$1 \frac{15}{156}$		$\frac{0}{5}$ D1 S1 $\frac{3}{2}$		Optional
(TSENA0/) MAD)		$D0 S0^2$		Frame Buffer
AA			10 15 A8		
(CFG7) AA' (CFG6) AA	153		$11 \stackrel{\text{A/}}{_{\Lambda 6}} 256 \text{K}$		
(CFG5) AA	5 152				
(CFG4) AA	+ 1/9		16 A4		
(56M/)(CFG3) AA (OSC/)(CFG2) AA	<u>140</u>		$\begin{array}{c c} 10 \\ \hline 17 \\ 18 \\ \hline 18 \\ \hline 18 \\ \hline 19 \\ \hline 10 \\ \hline 10$		
(MC/)(CFG1) AA	$1 \frac{147}{146}$		18 A1 PKG		
(LB/)(CFG0) AA	142 33		$\frac{19}{90}$ A0		65525
RASA CASA	$/ \underbrace{D_{143}}_{143} \mathcal{M}_{$		$\frac{1}{21}$ $\frac{RAS}{CAS}$		Display Memory
WEA	/b144_10/		$-\frac{7}{4}$ d WE		Circuit
DTOEA	$/p_{125}^{143}$		$\frac{4}{1}$ $\frac{1}{1}$ $\frac{1}$		Two 256Kx4
SCLF	VV		$\begin{array}{c} -\frac{1}{1} \underbrace{\text{SCLK}}_{\text{I}} \underbrace{\text{SOE FWE}}_{22} \end{array}$,	VRAMs
(BLANK/) FRAS		1		·]	(With Optional
(P9)(PALWR/) FCAS (P10)(PALRD/) FWE	/b <u>/2</u>				
(P8)(SENSE) FDIOE	/ [] _ 1 _ v v				
(P11)(PCLK)(FSC)FSOE	/p//				





...





...





Rset values may be calculated using the following

if RL = $\underline{150 \ \Omega}$: Rset = (6.3 * 0.6 * 50.0) / 0.7 = $\underline{270.0 \ \Omega}$ if RL = $\underline{75 \ \Omega}$: Rset = (6.3 * 0.6 * 37.5) / 0.7 = $\underline{202.5 \ \Omega}$


Rset = (Ratio * Vref * Rout) / Vout

where: Ratio = 2.1 (65520) or 6.3 Vref = 1.23V (65520) or 0.6V Rout = 50Ω (RL=150 Ω) or 37.5 Ω (RL=75 Ω)


Circuit Example - 65525 CRT / FP Interface

equation:





Note: The 404A analog circuitry runs at 5V; the 404B analog circuitry runs at 3.3V. Normally, the 404B AVCC pin should be connected to 3.3V, but may be connected to 5V (the 404B regulates it down to 3.3V internally). Therefore, 404B power may be connected to 65530 pin-100 and may be switched between 3.3V and 5V.



- Note: The 82C404A is used for 5V designs (both DVcc and AVcc are connected to 5V and the 65525 internal logic voltage, pin-100, must be +5V). The 82C404B may be used for 3.3V or mixed 3.3V/5V designs (in the 404B, the AVcc pin is always connected to 3.3V and the DVcc pin may be connected to either 3.3V or 5V, depending on the internal logic voltage, pin 100, to the 65525).
- Note: Programming of the 82C404, 404A, and 404B is identical except for the index value (see the 82C404A/B data sheet for details).



Flat Panel Interface Examples

This section includes schematic examples showing how to connect the 65525 to various flat panel displays.

Monochrome Panels

<u>Mfr_</u>	Part Number	Panel <u>Resolution</u>	Panel Technology	Panel <u>Drive</u>	Panel <u>Interface</u>	Panel Data Transfer	Panel Gray <u>Levels</u>	Page
1) Epson	EG-9005F-LS	640x480	LCD	DD	8-Bit	8 Pixels/Clk	2	159
2) Citizen	G6481L-FF	640x480	LCD	DD	8-Bit	8 Pixels/Clk	2	160
3) Sharp	LM64P80	640x480	LCD	DD	8-Bit	8 Pixels/Clk	2	161
4) Sanyo	LCM-6494-24NAC	640x480	LCD	DD	8-Bit	8 Pixels/Clk	2	162
5) Hitachi	LMG5162XUFC	640x480	LCD	DD	8-Bit	8 Pixels/Clk	2	163
6) Matsushita	S804	640x480	Plasma	SS	8-Bit	2 Pixels/Clk	16	164
7) Sharp	LJ64ZU50	640x480	EL	SS	8-Bit	2 Pixels/Clk	16	165

<u>High Resolution Panels</u>

<u>Mfr</u>	Part Number	Panel <u>Resolution</u>	Panel Technology	Panel <u>Drive</u>	Panel Interface	Panel Data Transfer	Panel Gray <u>Levels</u>	Page
 8) Hitachi 9) Hitachi 10) Sanyo 	LMG9100ZZFC	1280x1024	LCD	DD	16-Bit	16 Pixels/Clk	2	166
	LMG9060ZZFC	1024x768	LCD	DD	16-Bit	16 Pixels/Clk	2	167
	LCM-5491-24NAK	1024x768	LCD	DD	16-Bit	16 Pixels/Clk	2	168

Color Panels

Mfr	Part Number	Panel <u>Resolution</u>	Panel <u>Technology</u>	Panel Drive		Panel Data Transfer	Panel Colors	Page
 Hitachi Sharp Toshiba 	TM26D50VC2AA	640x480	TFT LCD	SS	9-Bit	1 Pixel/Clk	512	169
	LQ9D011	640x480	TFT LCD	SS	9-Bit	1 Pixel/Clk	512	170
	LTM-09C015-1	640x480	TFT LCD	SS	9-Bit	1 Pixel/Clk	512	171

SS = Single Panel Single Scan DD = Dual Panel Dual Scan TFT = Thin Film Transistor ('Active Matrix')



.

			РСВ	DK65530	DK65530	Mono	Mono	Color	
	65525	65525	Signal	26-Pin	50-Pin	Single	Dual	TFT	
	Pin #	Pin Name	Name	Connector		Panel	Panel		
	98	P0	PNL0	17	13	<u>P0</u>	UD3	<u>B0</u>	
	97	P1	PNL1	15	15	P1	UD2	B1	
	96	P2	PNL2	13	17	P2	UD1	B2	
	95	P3	PNL3	11	19	P3	UD0	B3	
	94	P4	PNL4	25	26	P4	LD3	G0	
	93	P5	PNL5	23	28	P5	LD2	G1	
	92	P6	PNL6	21	30	P6	LD1	G2	
	91	P7	PNL7	19	32	P7	LD0	G3	
	n/a	Latched P0	PNL8	_	34	_	UD7	-	
	n/a	Latched P1	PNL9	_	36	_	UD6	_	
	n/a	Latched P2	PNL10	_	38	_	UD5	-	
	n/a	Latched P3	PNL11	_	40	_	UD4	-	
	n/a	Latched P4	PNL12	_	42	_	LD7	-	
	n/a	Latched P5	PNL13	_	44	_	LD6	-	
	n/a	Latched P6	PNL14	_	46	_	LD5	-	
	n/a	Latched P7	PNL15	_	48	_	LD4	_	
	74	FDTOE/	P8	_	45	_	_	R0	
	73	FCAS/	P9	_	47	_	_	R1	
	72	FWE/	P10	—	49	_	_	R2	
	71	FSOE/	P11	_	50	_	_	R3	
	99	SHFCLK	SHFCLK	9	9	CL2	CL2	CL2	
	81	ACDCLK	ACDCLK	1	1	M	M	M	
	79	FLM	FLM	3	3	FLM	FLM	FLM	
	78	LP	LP	5	5	LP	LP	LP	
	75	FRAS/	BLANK/ (DE)	2	7	_	_	_	
	_	_	VDDSAFE	6,8	20,21	_	_	_	
	_	-	VEESAFE	12	24,25	_	-	-	
	_	_	+12V SAFE	10	22,23				
	_	_	GND	7,14	2,4,6,8,10	_	_	_	
	_	-	GND	16,18	12,14,16,18	_		_	
	_	_	GND	20,22	27,29,31,33	_	_	-	
	-	_	GND	24,26	37,39,41,43		-		
							<u>)K655.</u>		
		/				CDCLK			
					(VS)	FLM	3 4 5 6		
<u>DK65530</u>	/			(LOAD) (C		LP BLANK/			
						HFCLK			
	LANK/						11 12		
FLM <u>3</u> <u>4</u> N	IC)) (UD3)	PNL0	13 14		
LP 5 6 V	DDSAF	'E (+5V)			l) (UD2)	PNL1	15 16		
GND 7 8 V	DDSAF	'E (+5V)			2) (UD1)	PNL2 PNL3	17 18		SAFE (+5V)
SHFCLK 9 10 +	12 VSA	FE		Note: Not	3) (UD0) same as VD	DSAFE			VSAFE (+5V)
UD0 11 12 V	EESAF	Έ			DK65520 +12	V SAFE	$\frac{21}{23}$ $\frac{22}{24}$		SAFE
UD1 13 14 G	IND	•			VE	ESAFE	25 26	5 PNL ⁴	4 (LD3) (G0)
UD2 15 16 G	IND					GND			
UD3 17 18 G	IND					GND	29 30) PNL	
LD0 19 20 G	IND			,		GND GND	31 32 33 34	2 PNL 4 PNL	7 (LD0) (G3) 8 (UD7)
LD1 21 22 G	IND		` (±17V t	to ±27V) 🧹		GND			
LD2 23 24 G						GND	37 38	B PNL	10 (UD5)
LD3 25 26 G						GND	39 40) PNL	11 (UD4)
						GND			
						GND	43 44		
					(R0) (R1)			5 PNL 3 PNL	
					(R1) (R2)			P11	(R3)
					(112)	110			(10)



DK65530 PCB Connector J3-11 GND J3-12 J3-9 GND J3-9 J3-0 ACDCLK (M) J3-1 GND J3-2 LP (HS) J3-5 GND J3-6 FLM (VS) J3-4 BLANK/ (DE) J3-8 GND	Epson EG-9005F-LS Panel Connector 9 XSCL 5 FR 4 LP 8 DIN 7 YSCL
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
J3-48 PNL15 (LD4) J3-46 PNL14 (LD5) J3-44 PNL13 (LD6) J3-42 PNL12 (LD7) J3-40 PNL10 (UD5) J3-38 PNL9 (UD6) J3-34 PNL8 (UD7)	
J3-32 PNL7 (LD0) (G3) J3-30 PNL6 (LD1) (G2) J3-28 PNL5 (LD2) (G1) J3-26 PNL4 (LD3) (G0) J3-19 PNL2 (UD0) (B3) J3-17 PNL2 (UD1) (B2) J3-15 PNL1 (UD2) (B1) J3-13 PNL0 (UD3) (B0)	15 LD0 16 LD1 17 LD2 18 LD3 11 UD0 12 UD1 13 UD2 14 UD3
J3-43 GND J3-41 GND J3-39 GND J3-37 GND J3-37 GND J3-37 GND J3-37 GND J3-31 GND J3-29 GND J3-27 GND J3-16 GND	
<u>J3-10</u> J3-14 <u>GND</u> <u>VDDSAFE (+5V)</u>	2 VSS
$\begin{array}{c c} J3 20 \\ \hline J3 21 \\ \hline \end{array} \\ \hline VDDSAFE (+5V) \\ \hline \\ J3 22 \\ \hline \\ J3 23 \\ \hline \\ +12V SAFE \\ \hline \\ +12V SAFE \\ \hline \\ \end{array}$	1 VDD 19 EI 20 EO
J3-24 VEESAFE (±17 to ±27) J3-25 VEESAFE (±17 to ±27)	-23V

65525 Interface - Epson EG-9005F-LS (640x480 Monochrome LCD DD Panel)



DK65530		Citizen G6481L-FF Panel
PCB Connector		Connector
J3-11	Reserved	
\downarrow J3-11 \downarrow J3-12 \downarrow	GND	
J3-9	SHFCLK (SHFCLKL)	7 CP
<u>J3-10</u>	GND ACDCLK (M)	
$\underbrace{J3-1}$	GND	9 DF
$\begin{array}{c} J3-2 \\ J3-5 \end{array}$	LP (HS)	8 LOAD
$\overline{)3-6}$	GND	EUAD
<u>J3-3</u>	FLM (VS) GND	10 FRAME
<u>J3-4</u>	BLANK/ (DE)	
$\begin{array}{c} J3-7 \\ 12 \end{array}$	GND	
<u> </u>		
J3-50)-	$\underline{P11} \qquad (R3)$	
<u>J3-49</u>	P10 (R2) P9 (R1)	
(J3-47)	$\frac{1}{P8} (SHFCLKU) (R0)$	
<u>J3-45</u>		
J3-48	PNL15 (LD4)	
J3-46	PNL14 (LD5)	
<u>J3-44</u>	PNL13 (LD6) PNL12 (LD7)	
$\underbrace{J3-42}_{12-40}$	PNL11 (UD4)	
$\left(\begin{array}{c} J3-40\\ J3-38\end{array}\right)$	PNL10 (UD5)	
J3-36	PNL9 (UD6)	
<u>J3-34</u>	PNL8 (UD7)	
	PNL7 (LD0) (G3)	
$\begin{pmatrix} J3-32 \\ J3-30 \end{pmatrix}$	PNL6 (LD1) (G2)	(18) LD0 (17) LD1
J3-28	PNL5 (LD2) (G1)	17 16 102
J3-26	PNL4 (LD3) (G0) PNL3 (UD0) (B3)	LD3
<u>J3-19</u>	PNL3 (UD0) (B3) PNL2 (UD1) (B2)	14 UD0
$\begin{array}{c} J3-17 \\ 12 15 \end{array}$	PNL1 (UD2) (B1)	(<u>13</u>) UD1 (12) UD2
$\begin{array}{c} \underline{J3-15}\\ \underline{J3-13}\end{array}$	PNL0 (UD3) (B0)	(12) UD2 (11) UD3
<u></u>		
<u>J3-43</u>	GND GND	•
$\underbrace{J3-41}_{I2,20}$	GND	•
$\left(\begin{array}{c} J3-39\\ J3-37\end{array}\right)$	GND	
$\overbrace{J3-35}^{J3-37}$	GND	
<u>J3-33</u>	GND	
<u>J3-31</u>	GND GND	
J3-29 J3-27	GND	
$\overbrace{J3-18}^{J3-27}$	GND	T
J3-16	GND	
<u>J3-14</u>	GND	3 VSS
	VDDSAFE (+5V)	
$\begin{array}{c} \underline{J3-20}\\ J3-21 \end{array}$	VDDSAFE (+5V)	
<u> </u>		
J3-22	+12V SAFE +12V SAFE	
<u>J3-23</u>	TIZY SATE	
J3-24 -	VEESAFE (±17 to ±27)	+28V — 1 VO
J3-24 J3-25	VEESAFE (± 17 to ± 27)	$+28V \longrightarrow 1 \rightarrow VO$ $+28V \longrightarrow 2 \rightarrow VAA$

65525 Interface - Citizen G6481L-FF (640x480 Monochrome LCD DD Panel)



DK65530	Sharp LM64F	280
PCB	Panel	
Connector Reserve	Connector	
J3-II GND		
J3-12 SHECL	K (SHFCLKL)	
	<u>3</u>) CP2
$\begin{array}{c} \underline{J3-10} \\ \underline{J2}1 \end{array}$ ACDCI	LK (M)	
$\begin{array}{c} J3-1 \\ J3-2 \\ J3-2 \\ JB \\ J$		
	(HS) 2) CP1
I3-6 GND		/ СГТ
FLM	(VS)) S
$\overline{12.4}$ GND		/ 5
I3 7 BLANK	<u> </u>	
\downarrow J3-8 \downarrow GND	\	
	(D 2)	
J3-50 P11	(R3)	
$\begin{array}{c} \underline{J3-30}\\ \underline{J3-49}\\ \underline{P9} \end{array}$	(R2)	
J3-4/ D8 (SI	(<u>R1</u>) HFCLKU) (R0)	
J3-45 <u>P8 (SI</u>	<u>HFCLKU)(KU)</u>	
PNL15	(LD4)	
J3-48 PNI 14	(LD5)	
J3-46 PNI 13	(LD6)	
J3-44 PNI 12	(LD7)	
J3-42 PNI 11	(UD4)	
<u>J3-40</u> PNI 10	(UD5)	
J3-38 PNL9	(UD6)	
$\begin{array}{c} \underline{J3-36}\\ \underline{I2,24}\\ \end{array}$ PNL8	(UD7)	
J3-34		
J3-32 PNL7	(LD0) (G3)) DL0
(12.20) PINLO	(LD1) $(G2)$ 13	DL0 DL1
13-28 PNL5	(LD2) (G1)) $DL1$
<u>13 26</u> PNL4	(LD3) (G0) 15	DL2
<u>I3 10</u> PNL3	(UD0) (B3)	DU0
	(UD1) (B2)	DUI
T2 15 PNLI	(UD2) (B1) 10	DU2
$\overline{)3-13}$ PNL0	(UD3) $(B0)$ 11	DU3
GND		
$\overline{)}$ \overline{)} $\overline{)}$ \overline{)} $\overline{)}$ \overline{)} \overline{)} $\overline{)}$	•	
J3-41 GND	•	
<u>J3-39</u> GND	•	
	•	
<u></u>	•	
	•	
<u></u>	T	
$\begin{array}{c c} \hline J3-27 \\ \hline J3-18 \\ \hline \end{array} \begin{array}{c} OND \\ \hline OND \\ \hline OND \\ \hline \end{array}$		
$\overline{)3-16}$ <u>GND</u>		
\downarrow J3-10 GND		
	I	
	AFE (+5V) 5) VDD
$\overrightarrow{J3-21}$ VDDSA	AFE (+5V) 4	DISP
		=
$\begin{array}{c} \hline J3-22 \\ +12V S \\ +12V S \\ \end{array}$) VSS
J3-23 +12V S		
	JFE (±17 to ±27)	
J3-24 VEESA	$\frac{112}{\text{FE}} (\pm 17 \text{ to } \pm 27) -18V - 7$) VEE
(, ,

65525 Interface - Sharp LM64P80 (640x480 Monochrome LCD DD Panel)




DK65530		Sanyo LCM-6494-24NAC Panel
PCB Connector		Connector
J3-11	Reserved	
J3-12 -	GND	1
<u>J3-9</u>	SHFCLK (SHFCLKL) GND	<u>CN1-5</u> CL2
$\begin{array}{c} J3-10 \\ I2 1 \end{array}$	ACDCLK (M)	CN2-18 M
$\begin{array}{c} J3-1 \\ J3-2 \end{array}$	GND	• <u>CN2-18</u> M
J3-5	LP (HS) GND	<u>CN1-3</u> CL1
	FLM (VS)	
$\begin{pmatrix} J3-3 \\ J3-4 \end{pmatrix}$	GND	CN1-1 FLM
\downarrow J3-7 \rightarrow	BLANK/ (DE)	T
<u>J3-8</u>	GND	+
[12,50]	P11 (R3)	
$\begin{pmatrix} J3-50 \\ J3-49 \end{pmatrix}$	P10 (R2)	
J3-47	$\frac{P9}{R1}$	
J3-45	P8 (SHFCLKU) (R0)	
J3-48)-	PNL15 (LD4)	
13-46	PNL14 (LD5)	
<u>J3-44</u>	PNL13 (LD6) PNL12 (LD7)	
$\overbrace{J3-42}$	PNL12 (LD7) PNL11 (UD4)	
$\begin{pmatrix} J3-40 \\ J3-38 \end{pmatrix}$	PNL10 (UD5)	
J3-36	PNL9 (UD6)	
<u>J3-34</u>	PNL8 (UD7)	
J3-32)-	PNL7 (LD0) (G3)	(CN2-12) LD0
J3-30	PNL6 (LD1) (G2)	(CN2-12) LD0 (CN2-13) LD1
J3-28	PNL5 (LD2) (G1) PNL4 (LD3) (G0)	<u>CN2-14</u> LD2
(J3-26)	PNL3 (UD0) (B3)	<u>(CN2-15)</u> LD3
$\begin{pmatrix} J3-19 \\ J3-17 \end{pmatrix}$	PNL2 (UD1) (B2)	$\begin{array}{c} \hline \hline$
$\overbrace{J3-15}^{J3-15}$		(CN1-10) UD2
<u>J3-13</u>	PNL0 (UD3) (B0)	<u>CN1-11</u> UD3
J3-43)-	GND	
3-43	GND	•
<u>J3-39</u>	GND GND	•
(J3-37)	GND	•
$\begin{array}{c} J3-35 \\ J3-33 \end{array}$	GND	I contraction of the second
J3-31	GND	•
<u>J3-29</u>	GND GND	CN2-20 VSS
<u>J3-27</u> J3-18	GND	<u>CN2-19</u> VSS CN1-6 VSS
33-18	GND	CN1-6 VSS CN1-4 VSS
<u>J3-14</u>	GND	CN1-2 VSS
	VDDSAFE (+5V)	
J3-20 J3-21	VDDSAFE (+5V)	CN2-16 VDD CN2-17 VDD
	+12V SAFE	CN2-25 DISPOFF/
	+12V SAFE +12V SAFE	-23V — (CN2-23) VEE
(J3-23)-		-23V - CN2-22 VEE
J3-24)-	VEESAFE $(\pm 17 \text{ to } \pm 27)$	n/c — (CN2-24) VO
J3-25	VEESAFE (± 17 to ± 27)	n/c — (<u>CN2-24</u>) VO

65525 Interface - Sanyo LCM-6494-24NAC (640x480 Monochrome LCD DD Panel)



- "



65525 Interface - Hitachi LMG5162XUFC (640x480 Monochrome LCD DD Panel)



.

DK65530		Matsushita S804
PCB		Panel
Connector	December 1	Connector
J3-11)-	Reserved	
<u>J3-12</u>	GND SHFCLK (SHFCLKL)	<u>25</u> GND
<u>J3-9</u>	GND	<u>23</u> CLOCK/
<u>J3-10</u>	ACDCLK (M)	(24) GND
$\overbrace{J3-1}$	GND	(28) GND
$\begin{array}{c} J3-2 \\ 12 5 \end{array}$	LP (HS)	$\begin{array}{c} \hline \\ \hline $
$\begin{array}{c} J3-5 \\ J3-6 \end{array}$	GND	$\begin{array}{c} \hline \hline \\ $
\downarrow J3-3	FLM (VS)	32 VSYNC
\downarrow J3-4	GND	
$\overline{)}_{J3-7}$	BLANK/ (DE)	JA DISPTMG
J3-8	GND	
	D11 (D2)	
<u>J3-50</u>	<u>P11 (R3)</u> P10 (R2)	
<u>(J3-49</u>)-	$\frac{110}{P9}$ (R1)	
<u>J3-47</u>	P8 (SHFCLKU) (R0)	
<u>J3-45</u>		
	PNL15 (LD4)	
$\underbrace{J3-48}_{12,46}$	PNL14 (LD5)	
$\underbrace{J3-46}_{12,44}$	PNL13 (LD6)	
$\begin{array}{c} J3-44 \\ I2 42 \end{array}$	PNL12 (LD7)	
$\begin{array}{c} J3-42 \\ J3-40 \end{array}$	PNL11 (UD4)	
J3-38	PNL10 (UD5)	
33-36	PNL9 (UD6)	
$\overline{)3-30}$	_PNL8 (UD7)	
J3-32)-	PNL7 (LD0) (G3)	——————————————————————————————————————
J3-30)-	PNL6 (LD1) (G2)	18 DATA-E1
J3-28)-	PNL5 (LD2) (G1)	22 DATA-E2
J3-26	PNL4 (LD3) (G0) PNL3 (UD0) (B3)	<u>26</u> DATA-E3
J3-19)-	PNL3 (UD0) (B3) PNL2 (UD1) (B2)	——————————————————————————————————————
<u>J3-17</u>	$\frac{PNL2}{PNL1}$ (UD2) (B1)	——— <u>— 11</u> DATA-01
<u>(J3-15</u>)-	PNL0 (UD3) (B0)	(15) DATA-02
<u> </u>		DATA-03
$\overline{12.42}$	GND	
	GND	
<u>J3-41</u> J3-39	GND	
J3-39 J3-37	GND	<u>21</u> GND
$\overbrace{J3-35}^{J3-35}$	GND	20 GND
<u>J3-33</u>	GND	17 GND
J3-31	GND	16 GND
J3-29)-	GND	GND
J3-27)-	GND	12 GND
J3-18 -	GND GND	-10 GND
<u>J3-16</u>	GND	9 GND
<u> </u>	OND	5 GND
	VDDSAFE (+5V)	
(J3-20)	VDDSAFE (+5V)	31 +5V
<u>J3-21</u>		<u> </u>
	+12V SAFE	
$\begin{array}{c} J3-22 \\ I2 22 \end{array}$	+12V SAFE	$ \underbrace{8}_{+12V} $
<u> </u>		6 $+12V$ $+12V$
J3-24)-	VEESAFE (± 17 to ± 27)	4 $+12V$ $+12V$
33-24	VEESAFE (± 17 to ± 27)	2 + 12 v
<u> </u>		

65525 Interface - Matsushita S804 (640x480 16-Gray Level Plasma Panel)



DK65530 PCB	Sharp LJ64ZU50 Panel
Connector	Connector
J3-11 Reserved I2 12 GND	- $A7$ CKD
J3-12 SHECLY (SHECLYL)	
J3-9 GND	
\rightarrow $33-10$ \rightarrow $ACDCLK(M)$	$\bullet \bullet - (B7)$ GND
GND	
$\begin{array}{c c} \underline{J3-2} \\ \hline J3-5 \end{array} \begin{array}{c} \underline{LP} \\ \hline \underline{UP} \\ \underline{UP} \\ \hline \underline{UP} \\ \hline \underline{UP} \\ \underline{UP} \\ \underline{UP} \\ \hline \underline{UP} \\ \underline{UP}$	
GIND GIND	
FLM (VS)	A9 V.D.
GND GND	+ $B9$ GND
J_{3-7} BLANK/ (DE)	<u>A8</u> H. D.
J3-8 GND	B8 GND
(R3)	
P10 (R2)	
$(J_{3}-49)$ <u>P0</u> (P1)	
$J_{3-4/}$ <u>B</u> (SHECLKII) (BO)	
J3-45 <u>F8 (SHICLKU)(K0)</u>	
<u>J3-48</u> <u>PNL15 (LD4)</u>	
\rightarrow J_{3-46} PNL14 (LD5)	
\sim PNL13 (LD6)	
\sim PNL12 (LD7)	
<u>I3 40</u> PNL11 (UD4)	
<u>13 38</u> PNL10 (UD5)	
$\boxed{\begin{array}{c} J3-36 \end{array}} \xrightarrow{PNL9} (UD6) \\ \hline DNL9 (UD7) \\ \hline \end{array}$	
<u>J3-34</u> PNL8 (UD7)	
PNL7 (LD0) (G3)	
J_{3-32} PNL6 (LD1) (G2)	A3 D13
J_{3-30} PNL 5 (LD2) (G1)	B3 D12
$\begin{array}{c c} \hline \begin{array}{c} J_{3-28} \\ \hline \\ J_{3-26} \end{array} \begin{array}{c} 1 \\ \hline \\ PNL4 \\ \hline \\ PNL2 \\ \hline \\ \\ PNL2 \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	$\begin{array}{c} A2 \\ B2 \\ D10 \end{array}$
\sim I2 10 \sim PNL3 (UD0) (B3)	$\begin{array}{c} B2 \\ A5 \end{array} D10 \\ D03 \end{array}$
\sim 12 17 \sim PNL2 (UD1) (B2)	- $ -$
$\underbrace{13-15}_{\text{PNL1}} (\text{UD2}) (\text{B1})$	A4 D01
$\xrightarrow{J3-13}$ PNL0 (UD3) (B0)	<u>B4</u> D00
J3-43 GND GND	 ♦
(J3-41) CND	•
(J3-39) GND	••
<u>J3-37</u> GND	•
$\begin{array}{c c} \underline{J3-35} \\ \hline J3-33 \\ \hline \end{array} \begin{array}{c} \overline{\text{GND}} \\ \hline \end{array}$	Ţ
UI3-31 GIND	I
GND GND	_
GND	
UND UND	 •
$\begin{array}{c} 33-16 \\ \hline 33-16 \\ \hline 314 \\ \hline GND \\ \hline \end{array}$	<u>— B10</u> GND
<u>J3-14</u> <u>J3-14</u>	\rightarrow A10 GND
$\overline{VDDSAFE}$ (+5V)	
\downarrow J3-20 VDDSAFE (+5V)	$ \underbrace{B12}_{A12}$ VL
(A12) VL
<u>J3-22</u> +12V SAFE	B13) VD
+12V SAFE	A13 VD
$\underbrace{\text{J3-24}}_{\text{VEESAFE}} \underbrace{\text{VEESAFE}}_{\text{VEESAFE}} \underbrace{(\pm 17 \text{ to } \pm 27)}_{\text{VEESAFE}}$	
$\underbrace{J3-24}_{J3-25}$ VEESAFE (±17 to ±27)	

65525 Interface - Sharp LJ64ZU50 (640x480 16-Gray Level EL Panel)



DK65530 PCB Connector J3-11 J3-12 J3-9 J3-10 J3-1 J3-2 J3-5 J3-6 J3-3 J3-4 J3-7 J3-8	Reserved GND SHFCLK (SHFCLKL) GND ACDCLK (M) GND LP (HS) GND FLM (VS) GND BLANK/ (DE) GND	Hitachi LMG9100ZZFC Panel Connector 22 CL2 9 VSS1 19 M 41 VSS2 21 CL1 23 VSS2 20 FLM
J3-50 J3-49 J3-47 J3-45 J3-48	P11 (R3) P10 (R2) P9 (R1) P8 (SHFCLKU) (R0) PNL15 (LD4) PNL14 (LD5)	DL4
J3-46 J3-44 J3-42 J3-40 J3-38 J3-36 J3-34	PNL13 (LD5) PNL13 (LD6) PNL12 (LD7) PNL11 (UD4) PNL10 (UD5) PNL9 (UD6) PNL8 (UD7)	15 DL5 16 DL6 17 DL7 5 DU4 6 DU5 7 DU6 8 DU7
J3-32 J3-30 J3-28 J3-26 J3-19 J3-17 J3-17 J3-15 J3-13	PNL7 (LD0) (G3) PNL6 (LD1) (G2) PNL5 (LD2) (G1) PNL4 (LD3) (G0) PNL3 (UD0) (B3) PNL2 (UD1) (B2) PNL1 (UD2) (B1) PNL0 (UD3) (B0)	10 DL0 11 DL1 12 DL2 13 DL3 1 DU0 2 DU1 3 DU2 4 DU3
J3-43 J3-41 J3-39 J3-37 J3-35 J3-33 J3-31	GND GND GND GND GND GND GND	
J3-29 J3-27 J3-18 J3-16 J3-14	GND GND GND GND GND VDDSAFE (+5V) VDDSAFE (+5V)	20 VDD
$\begin{array}{c} J_{3-21} \\ \hline \\ J_{3-22} \\ \hline \\ J_{3-23} \\ \hline \\ J_{3-24} \\ \hline \\ J_{3-25} \\ \end{array}$	+12V SAFE +12V SAFE VEESAFE (±17 to ±27) VEESAFE (±17 to ±27)	+42V — 25 VLCD

65525 Interface - Hitachi LMG9100ZZFC (1280x1024 Monochrome LCD DD Panel)



DK65530 PCB Connector J3-11 J3-12	Reserved GND	Hitachi LMG9060ZZFC Panel Connector
	SHFCLK (SHFCLKL) GND	22 CL2
$\begin{array}{c} \underline{J3-10}\\ \underline{J3-1}\end{array}$	ACDCLK (M)	19 M
<u>J3-2</u>	GND LP (HS)	•
<u>J3-5</u> J3-6	GND	21 CL1
J3-3	FLM (VS) GND	20 FLM
	BLANK/ (DE)	∳
$\begin{array}{c} J3-7 \\ J3-8 \end{array}$	GND	•
J3-50 J3-49 J3-47 J3-45	P11 (R3) P10 (R2) P9 (R1) P8 (SHFCLKU)(R0)	
J3-48 J3-46 J3-44 J3-42 J3-40 J3-38 J3-36 J3-34	PNL15 (LD4) PNL14 (LD5) PNL13 (LD6) PNL12 (LD7) PNL11 (UD4) PNL10 (UD5) PNL9 (UD6) PNL8 (UD7)	14 DL4 15 DL5 16 DL6 17 DL7 5 DU4 6 DU5 7 DU6 8 DU7
J3-32 J3-30 J3-28 J3-26 J3-19 J3-17 J3-17 J3-15 J3-13	PNL7 (LD0) (G3) PNL6 (LD1) (G2) PNL5 (LD2) (G1) PNL4 (LD3) (G0) PNL3 (UD0) (B3) PNL2 (UD1) (B2) PNL1 (UD2) (B1) PNL0 (UD3) (B0)	10 DL0 11 DL1 12 DL2 13 DL3 1 DU0 2 DU1 3 DU2 4 DU3
J3-43)-	GND	•
<u>J3-41</u>	GND GND	•
<u>J3-39</u> J3-37	GND	
(J3-35)-	GND GND	•
J3-33 J3-31	GND	t
J3-29	GND GND	↓
<u>J3-27</u> J3-18	GND	9 VSS1
J3-16	GND	$\overline{18}$ VSS1
<u> </u>	GND	• <u>23</u> VSS1
J3-20 J3-21	VDDSAFE (+5V) VDDSAFE (+5V)	24 VDD
J3-22 J3-23	+12V SAFE +12V SAFE	+29V - 25 VLCD
J3-24 J3-25	VEESAFE (±17 to ±27) VEESAFE (±17 to ±27)	—(<u>26</u>) VO

65525 Interface - Hitachi LMG9060ZZFC (1024x768 Monochrome LCD DD Panel)



DK65530 PCB		
Connector		Sanyo LCM-5491-24NAK
	Reserved	Panel
(J3-11)	GND	Connector
<u>J3-12</u>	SHFCLK (SHFCLKL)	
(J3-9)	GND	6 CL2
<u>J3-10</u>	ACDCLK (M)	•
<u> </u>	GND	M
<u>J3-2</u>	LP (HS)	•
<u>J3-5</u>	GND	(CL1
<u> </u>	FLM (VS)	•
<u>(J3-3</u>)-	GND	- 1 FLM
<u> </u>	BLANK/ (DE)	•
(J3-7)-	GND	
(J3-8)-	UND	♦
	D11 (D2)	
J3-50 -	<u>P11 (R3)</u> P10 (R2)	
J3-49		
J3-47	<u>P9 (R1)</u>	
J3-45	P8 (SHFCLKU) (R0)	
	DH 15 (D 1)	
J3-48)-	PNL15 (LD4)	21 LD4
J3-46	PNL14 (LD5)	22 LD5
J3-44	PNL13 (LD6)	23 LD5
J3-42	PNL12 (LD7)	24 LD7
J3-40	PNL11 (UD4)	13 UD4
J3-38	PNL10 (UD5)	13 UD5
J3-36	PNL9 (UD6)	14 $0D5$ 15 $UD6$
$\overbrace{J3-34}^{J3-30}$	PNL8 (UD7)	16 UD7
(1)-)4		
J3-32	_PNL7 (LD0) (G3)	17 LD0
J3-30	PNL6 (LD1) (G2)	17 100 100
J3-28	PNL5 (LD2) (G1)	13 10 10
J3-26	PNL4 (LD3) (G0)	13 102 102
	PNL3 (UD0) (B3)	20 LD3 9 UD0
$\begin{array}{c} J3-19 \\ 12 17 \end{array}$	PNL2 (UD1) (B2)	
$\overbrace{J3-17}$	PNL1 (UD2) (B1)	10 UD1
$\underbrace{J3-15}_{I2,12}$	PNL0 (UD3) (B0)	(11) UD2
<u>J3-13</u>		<u>12</u> UD3
$\overline{12.42}$	GND	
$\underbrace{J3-43}_{I2-41}$	GND	•
$\underbrace{J3-41}_{I2-20}$	GND	•
<u>J3-39</u>	GND	•
(J3-37)	GND	•
<u>J3-35</u>	GND	T
(J3-33)	GND	•
<u>J3-31</u>	GND	•
<u>J3-29</u>	GND	\sim <u>26</u> VSS1
	GND	• <u>27</u> VSS1
<u>J3-18</u>	GND	• <u>5</u> VSS2
<u>J3-16</u>	GND	• <u>8</u> VSS2
<u>J3-14</u>		_
	VDDSAFE (+5V)	
<u>J3-20</u>	VDDSAFE (+5V)	• <u>25</u> VDD
	\mathbf{V} DDSAFE (+3 V)	
	12V SAFE	
J3-22	+12V SAFE	+36V - 28 VEE
J3-23	+12V SAFE	+36V - 29 VEE
	VEESAEE (17 to 107)	
J3-24)-	VEESAFE $(\pm 17 \text{ to } \pm 27)$	
J3-25	VEESAFE (± 17 to ± 27)	

65525 Interface - Sanyo LCM-5491-24NAK (1024x768 Monochrome LCD DD Panel)



DK65530		
PCB		Hitachi TM26D50VC2AA
Connector	December 1	Panel Connector
J3-11	<u>Reserved</u> GND	
<u>J3-12</u>	SHFCLK (SHFCLKL)	
<u>J3-9</u> J3-10	GND	DCLK
$\overbrace{J3-1}^{J3-10}$	ACDCLK (M)	T
\downarrow J3-2	GND	16 GND
<u>J3-5</u>	LP (HS) GND	31 HSYNC
$\underbrace{J3-6}$	FLM (VS)	(18) GND
$\begin{array}{c} J3-3 \\ J3-4 \end{array}$	GND	$\begin{array}{c} 17 \\ \hline 20 \\ \end{array} \begin{array}{c} VSYNC \\ \hline SND \\ \end{array}$
\downarrow J3-7	BLANK/ (DE)	$\begin{array}{c} \hline \\ \hline $
$\downarrow J3-8 \rightarrow$	GND	4
	D11 (D2)	
<u>J3-50</u>	P11 (R3) P10 (R2)	2 R3
(J3-49)	P9 (R1)	3 R2
$\begin{array}{c} J3-47 \\ J3-45 \end{array}$	P8 (SHFCLKU) (R0)	4 R1 R0
<u></u>		
J3-48)-	PNL15 (LD4)	-30 NC
J3-46	PNL14 (LD5) PNL13 (LD6)	-31 NC
<u>J3-44</u>	PNL13 (LD0) PNL12 (LD7)	-32 NC
$\begin{array}{c} J3-42 \\ I2 40 \end{array}$	PNL11 (UD4)	
$\begin{array}{c} \underline{J3-40}\\ \underline{J3-38} \end{array}$	PNL10 (UD5)	e 22 GND
J3-36	PNL9 (UD6)	
J3-34	PNL8 (UD7)	
	PNL7 (LD0) (G3)	
$\begin{array}{c} J3-32 \\ 12 & 20 \end{array}$	PNL6 (LD1) (G2)	$ \begin{array}{c} 6 \\ \hline 7 \\ 7 \\$
$\begin{array}{c} J3-30 \\ J3-28 \end{array}$	PNL5 (LD2) (G1)	7 $G2$ $G1$
J3-26	<u>PNL4 (LD3) (G0)</u>	4 3 3 60 3
<u>J3-19</u>	PNL3 (UD0) (B3) PNL2 (UD1) (B2)	10 B3
<u>J3-17</u>	PNL1 (UD2) (B1)	(11) B2
$\overbrace{J3-15}$	PNL0 (UD3) (B0)	12 B1
<u>J3-13</u>		• <u>13</u> B0
J3-43	GND	•
J3-41	GND GND	•
<u>J3-39</u>	GND	•
$\underbrace{J3-37}_{I2,25}$	GND	∮
$\begin{array}{c} J3-35 \\ J3-33 \end{array}$	GND	I
$\overbrace{33-31}$	GND	↓
J3-29	GND	♦
<u>J3-27</u>	GND GND	•
$\underbrace{J3-18}$	GND	
$\begin{array}{c} \underline{J3-16}\\ \underline{J3-14}\end{array}$	GND	23 DOTE 14 HREV
<u></u>		I4 HKEV
J3-20)-	VDDSAFE (+5V)	• <u>23</u> VDD
	VDDSAFE (+5V)	• <u>24</u> VDD
	+12V SAFE	
$\begin{array}{c} J3-22 \\ J3-23 \end{array}$	+12V SAFE	2434
<u> </u>		-24V
J3-24)-	VEESAFE (± 17 to ± 27)	\bullet 26 VEE
	VEESAFE (±17 to ±27)	27 VEE

65525 Interface - Hitachi TM26D50VC2AA (640x480 512-Color TFT LCD Panel)



PCB Connector		Sharp LQ9D011
J3-11)-	Reserved	Panel
J3-12	GND	Connector
$\overline{)}$ J3-9	SHFCLK (SHFCLKL)	——————————————————————————————————————
$\overbrace{J3-10}^{J3-10}$	GND	$CN1-2$ GND
J3-1	ACDCLK (M)	
J3-2	GND	CN1-8 GND
J3-5	LP (HS)	(CN1-3) HSYNC
J3-6	GND FLM (VS)	<u>— CN1-12</u> GND
<u>J3-3</u>	GND	CN1-4 VSYNC
<u></u>	BLANK/ (DE)	
(J3-7)	GND	(CN2-5) ENAB
<u> </u>		<u> </u>
12.50	P11 (R3)	
$\left(\begin{array}{c} J3-50 \\ H2 & 40 \end{array} \right)$	P10 (R2)	(CN1-7) R2
$\begin{array}{c} J3-49 \\ 12 47 \end{array}$	P9 (R1)	(CN1-6) R1
$\begin{array}{c} J3-47 \\ J3-45 \end{array}$	P8 (SHFCLKU) (R0)	<u>— CN1-5</u> R0
<u></u>	· · · ·	
J3-48	PNL15 (LD4)	
33-48	PNL14 (LD5)	
J3-40 J3-44	PNL13 (LD6)	
J3-42	PNL12 (LD7)	
J3-40	PNL11 (UD4)	
J3-38)-	PNL10 (UD5)	
J3-36	PNL9 (UD6) PNL8 (UD7)	
J3-34)-	PNL8 (UD7)	
	PNL7 (LD0) (G3)	
<u>J3-32</u>	PNL6 (LD1) (G2)	(CN1-11) G2
<u>J3-30</u>	PNL5 (LD2) (G1)	<u>——(CN1-10)</u> G1
(J3-28)	PNL4 (LD3) (G0)	(CN1-9) G0
$\left(\begin{array}{c} J3-26 \\ H2 & 10 \end{array} \right)$	PNL3 (UD0) (B3)	
<u>J3-19</u> J3-17	PNL2 (UD1) (B2)	<u>CN1-15</u> B2 CN1-14) B1
33-17	PNL1 (UD2) (B1)	
33-13	PNL0 (UD3) (B0)	<u>CINI-15</u> B0
<u></u>		
J3-43	GND	
J3-41	GND	
J3-39	GND	
<u>J3-37</u>	GND GND	
<u>J3-35</u>	GND	
<u>J3-33</u>	GND	
$\underbrace{J3-31}_{12,20}$	GND	
<u>J3-29</u>	GND	
$\underbrace{J3-27}_{12,19}$	GND	
$\begin{array}{c} J3-18 \\ 12 16 \end{array}$	GND	
$\underbrace{J3-16}_{I2,14}$	GND	(CN2-3) GND $(CN2-4) GND$
<u>J3-14</u>		<u> </u>
J3-20)-	VDDSAFE (+5V)	CN2-1 VCC
\downarrow J3-20 \downarrow J3-21 \downarrow	VDDSAFE (+5V)	\sim
<u> </u>		
J3-22	+12V SAFE	
J3-23	+12V SAFE	
J3-24	VEESAFE $(\pm 17 \text{ to } \pm 27)$	- CN2-6 TST
J3-25	VEESAFE (± 17 to ± 27)	

Note: The panel switches should be set to accommodate the Display Enable Signal.

65525 Interface -Sharp LQ9D011 (640x480 512 Color LCD TFT Panel)



.

DK65530 PCB Connector		Toshiba LTM-09C015-1
J3-11)-	Reserved	Panel
J3-12	GND SHFCLK (SHFCLKL)	Connector
<u>J3-9</u>	GND	CN1-1 NCLK
$\begin{array}{c} \underline{J3-10}\\ \underline{J3-1}\end{array}$	ACDCLK (M)	CN1-2 GND
\downarrow J3-2	GND	CN1-6 GND
<u> </u>	LP (HS) GND	-
$\underbrace{J3-6}$	FLM (VS)	• <u>CN1-12</u>) GND
$\begin{array}{c} J3-3 \\ J3-4 \end{array}$	GND	1
J3-7	BLANK/ (DE)	CN2-7 ENAB
<u>J3-8</u>	GND	CN1-8 GND
[12,50]	P11 (R3)	
$\begin{array}{c} \underline{J3-50}\\ \underline{J3-49} \end{array}$	P10 (R2)	$\begin{array}{c} \hline \hline \\ $
J3-47	$\frac{P9}{R1}$	- $CN1-3$ $R0$
<u>J3-45</u>	P8 (SHFCLKU) (R0)	
(12.49)	PNL15 (LD4)	
$\begin{array}{c} \underline{J3-48}\\ J3-46 \end{array}$	PNL14 (LD5)	
J3-44	PNL13 (LD6) PNL12 (LD7)	
<u>J3-42</u>	<u>PNL12 (LD7)</u> PNL11 (UD4)	
$\begin{array}{c} J3-40 \\ I2 28 \end{array}$	PNL10 (UD5)	
$\begin{pmatrix} J3-38 \\ J3-36 \end{pmatrix}$	PNL9 (UD6)	
J3-34	PNL8 (UD7)	
	PNL7 (LD0) (G3)	
$\begin{array}{c} \underline{J3-32}\\ \underline{J3-30} \end{array}$	PNL6 (LD1) (G2)	<u>CN1-13</u> G2 CN1-11) G1
J3-28	PNL5 (LD2) (G1)	- $CN1-9$ $G0$
<u> </u>	PNL4 (LD3) (G0) PNL3 (UD0) (B3)	
(J3-19)	$\frac{11123}{112}$ (UD0) (B3)	(CN2-5)B2
$\begin{array}{c} J3-17 \\ J3-15 \end{array}$	PNL1 (UD2) (B1)	$\begin{array}{c} \hline CN2-3 \\ \hline CN2-1 \\ \hline B0 \\ \end{array}$
$\overbrace{J3-13}$	PNL0 (UD3) (B0)	$(\underline{CN2-1})$ B0
	GND	
$\begin{array}{c} J3-43 \\ J3-41 \end{array}$	GND	$\begin{array}{c} \bullet \\ \bullet $
$\overbrace{J3-39}^{J3-41}$	GND	CIN2-6 GND
J3-37	GND GND	CN1-14) GND
<u>J3-35</u>	GND	
<u>J3-33</u> J3-31	GND	$\begin{array}{c} \bullet \\ \bullet $
\downarrow J3-29	GND	
<u>J3-27</u>	GND GND	- •
$\underbrace{J3-18}_{12,16}$	GND	
(J3-16) - J3-14) - J3	GND	$\begin{array}{c} \bullet \\ \bullet $
<u></u>		
<u>J3-20</u>	VDDSAFE (+5V) VDDSAFE (+5V)	CN2-9 VCC
(<u>J3-21</u>)-		<u> </u>
J3-22)-	+12V SAFE	
J3-23	+12V SAFE	N/C - CN1-15) NC
	VEESAFE (± 17 to ± 27)	
(J3-24) - J3-25) -	VEESAFE (± 17 to ± 27)	
<u> </u>		

65525 Interface -Toshiba LTM-09C015 - 1 (640x480 512 Color LCD TFT Panel)



Flat Panel Pixel Timing

This section shows detailed timing diagrams for the 65525 outputting data and control sequences to a variety of panel types. The 65525 highly configurable controller which can interface to virtually all existing monochrome LCD, EL, Plasma and Color TFT LCD panels.

The panel types supported are:

Dual panel-Double drive (DD) - 8 pixels/clock, 1 bit/pixel

Dual panel-Single drive (DS)

- 1 pixel/clock, 6 bits/pixel
- 2 pixels/clock, 4 bits/pixel
- 4 pixels/clock, 2 bits/pixels
- 8 pixels/clock, 1 bit/pixel

Single panel-Single drive (SS)

- 1 pixel/clock, 6 bits/pixel
- 2 pixels/clock, 4 bits/pixel
- 4 pixels/clock, 2 bits/pixels
- 8 pixels/clock, 1 bit/pixel

Single panel-Single drive (SS) Color

- 2 2/3 pixels/clock, 1 bit/pixel
- 5 1/3 pixels/clock, 1 bit/pixel
- 1 pixel/clock, 3 bits/pixel
- 1 pixel/clock, 4 bits/pixel

The panel type (PT) is determined by XR51 bits 1-0:

- **00** Single panel-Single drive (SS)
- **10** Dual panel-Single drive (DS)
- **11** Dual panel-Double drive (DD)

The 65525 provides 4, 8 and 16 level Frame Rate Control (FRC) techniques to generate multiple gray levels on monochrome panels.

The FRC selected is determined by XR50 bits 1-0:

- **00** 8-frame FRC
- 01 16-frame FRC
- **10** 4-frame FRC

Additionally, if XR50 bits 1-0 are 11, XR50 bits 7-6 control VAM and FRC:

- 00 VAM
- 01 3 bits/pixel VAM
- 10 2-frame FRC
- **11** 2-frame FRC + 3 bits/pixel VAM

The 65525 can be programmed to output 1 pixel per shift clock, 2 pixels per shift clock, 4 pixels per shift clock or 8 pixels per shift clock. This is achieved by programming the frequency ratio between the dot clock and the shift clock.

The shift clock divide (CD) is set by XR50 bits 5-4:

- **00** shift clock = dot clock; 1 pixel/shift clock
- **01** shift clock = dot clock/2; $\hat{2}$ pixels/shift clock
- 10 shift clock = dot clock/4; 4 pixels/shift clock
- 11 shift clock = dot clock/8; 8 pixels/shift clock


Pixel output timings are shown for the following panel configurations:

 Dual Panel-Double Drive 640x480 Monochrome LCD Panel 8 pixels/shift clock, 1bit/pixel

 $\begin{array}{ll} \text{CD} &= 10 \text{ (with Frame Accelerator)} \\ \text{CD} &= 11 \text{ (without Frame Accelerator)} \\ \text{FRC} &= 00, 01, 10, 11 \\ \text{PT} &= 11 \end{array}$


- 2) Dual Panel-Single Drive 640x480 Monochrome LCD Panel 4 pixels/shift clock, 2 bits/pixel
 - CD = 10FRC = 00, 01, 10 PT = 10
- 3) Single Panel-Single Drive Plasma/EL Panel 2 Pixels/Shift Clock, 4 Bits/pixel Interface
 - CD = 01FRC = 11 PT = 00

LIII





Panel Pixel Timing - LCD DD

LIII





Panel Pixel Timing - LCD DS 4-Bit Pack





Panel Pixel Timing - Plasma Panel with 2 Pixels/Shift Clock





Panel Pixel Timing - EL Panel with 2 Pixels/Shift Clock

LIII 2_____

DCLK		
SHFCLK		
P11	X R0(3) X R1(3) X	<u> </u>
P10	X R0(2) X R1(2) X	R 0(0) R 2(0) X
P9	X R0(1) X R1(1) X	R 1(1) R 3(1) X
P8	R 0(0) X R 1(0) X	R 1(0) R 3(0) X
P7	G 0(3) X G 1(3) X	G 0(1) G 2(1)
P6	G 0(2) X G 1(2) X	G 0(0) G 2(0) C 2(0)
P5	G 0(1) G 1(1) C 1(1)	G1(1) G3(1)
P4	<u> </u>	G1(0) G3(0)
P3	B0(3) X B1(3) X	B 0(1) B 2(1) X
P2	B 0(2) X B1(2) X	<u> </u>
P1	B 0(1) X B 1(1) X	B 1(1) B 3(1) X
P0	X B0(0) X B1(0) X	B 1(0) B 3(0) X
CD:	00 (1 pixel /clock)	01 (2 pixels /clock)
VAM:	4 Level 8 Level 16 Level	4 Level

Panel Pixel Timing - Color TFT LCD Panel with Voltage Amplitude Modulation



Flat Panel Timing

The 65525 is the most flexible flat panel graphics controller available, enabling the widest possible range of panel interfaces. This section includes timing diagrams for the following configurations:

- Monochrome, Single Drive, 1 pixel/clock
- Monochrome, Single Drive, 2 pixels/clock
- Monochrome, Single Drive, 4 pixels/clock
- Monochrome, Single Drive, 8 pixels/clock
- Panel with 16 internal levels of gray, Single Drive, 1 pixel/clock, 4 bits/pixel
- Panel with 16 internal levels of gray, Single Drive, 2 pixels/clock, 4 bits/pixel
- Monochrome, Double Drive, 640x480, 8 pixels/clock without Frame Accelerator
- Monochrome, Double Drive, 640x480, 8 pixels/clock with Frame Accelerator
- Monochrome, Double Drive, 1024 x 768 16 pixels/clock without Frame Accelerator
- Monochrome, Double Drive, 1024 x 768 16 pixels/clock with Frame Accelerator
- Monochrome, Double Drive, 1280 x 1024 16 pixels/clock without Frame Accelerator
- Monochrome, Double Drive, 1280 x 1024 16 pixels/clock with Frame Accelerator


Extension register 50 (XR50) bits 5-4 define the clock divide (CD):

- 00 Shift clock frequency = dot clock frequency
- 01 Shift clock frequency = dot clock frequency/2
- 10 Shift clock frequency = dot clock frequency/4
- 11 Shift clock frequency = dot clock frequency/8

Extension Register 50 (XR50) bits 1-0 determine the FRC level used:

- 00 8-frame FRC
- 01 16-frame FRC
- 10 4-frame FRC






65525 Pixel Shift Order for a 1024x768 1 bit/pixel Monochrome LCD-DD Panel (CD=11)



These timing diagrams show the 65525 outputs to the flat panel for two scenarios:


- 1) One pixel per shift clock (where shift clock frequency = dot clock frequency) for monochrome panels with no internal gray-scale generation
- 2) Two pixels per shift clock (where shift clock frequency = dot clock frequency / 2) for monochrome panels with no internal gray-scale generation




These timing diagrams show the 65525 outputs to the flat panel for two scenarios:

- 1) Four pixels per shift clock (where shift clock frequency = dot clock frequency / 4) for monochrome panels with no internal gray-scale generation
- 2) Eight pixels per shift clock (where shift clock frequency = dot clock frequency / 8) for monochrome panels with no internal gray-scale generation






65525 Pixel Shift Order for a 1024x768 1 bit/pixel Monochrome LCD-DD Panel (CD=11)



These timing diagrams show the 65525 outputs for a monochrome flat panel display with 16 levels of internal gray scale generation. Two scenarios are presented:

- 1) One pixel per shift clock (where shift clock frequency = dot clock frequency)
- 2) Two pixels per shift clock (where shift clock frequency = dot clock frequency / 2)






Monochrome, Double Drive, 8 pixels/clock, CD = 11, FRC = 00, 01, 10 Without Frame Accelerator




This timing diagram shows the 65525 outputs for a double drive monochrome panel with an eight pixels-pershift-clock interface where the shift clock frequency equals the dot clock frequency divided by 8.





Panel Timing - 640x480 LCD DD <u>With</u> Frame Buffer Acceleration






65525 Pixel Shift Order for a 1024x768 1 bit/pixel Monochrome LCD-DD Panel (CD=11)

Panel Timing - 1024 x 768 LCD DD <u>Without</u> Frame Buffer Acceler-




Flat Panel Timing



65525 Pixel Shift Order for a 1024x768 1 bit/pixel Monochrome LCD-DD Panel With Frame Acceleration (CD = 10)

Panel Timing - 1024 x 768 LCD-DD <u>With</u> Frame Buffer Acceleration






65525 Pixel Shift Order for a 1280x1024 1 bit/pixel Monochrome LCD-DD Panel Without Frame Acceleration (CD= 11)

Panel Timing - 1280 x 1024 LCD DD <u>Without</u> Frame Buffer Acceler-





65525 Pixel Shift Order for a 1280x1024 1 bit/pixel Monochrome LCD-DD Panel With Frame Acceleration (CD = 10)

Panel Timing - 1280 x 1024 LCD DD <u>With</u> Frame Buffer Acceleration

65525 Electrical Specifications

65525 ABSOLUTE MAXIMUM CONDITIONS

Symbol	Parameter	Min	Тур	Max	Units
P _D	Power Dissipation	_	_	1	W
V _{CC}	Supply Voltage	-0.5	_	7.0	V
V _I	Input Voltage	-0.5	_	V _{CC} +0.5	V
V _O	Output Voltage	-0.5	_	V _{CC} +0.5	V
T _{OP}	Operating Temperature (Ambient)	-25	_	85	° C
T _{STG}	Storage Temperature	-40	_	125	° C

Note: Permanent device damage may occur if Absolute Maximum Ratings are exceeded.

Functional operation should be restricted to the conditions described under Normal Operating Conditions.

65525 NORMAL OPERATING CONDITIONS

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage (5V ±10%)	4.5	5	5.5	V
V _{CC}	Supply Voltage (3.3V ±10%)	3.0	3.3	3.6	V
T _A	Ambient Temperature	0	_	70	° C

65525 DAC CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Тур	Max	Units
V _O	Output Voltage	$I_0 \le 10 \text{ mA}$	1.5	_	_	V
Іо	Output Current	$Vo \le 1V @ 37.5\Omega$ Load	21	_	_	mA
	Full Scale Error		_	_	±5	%
	DAC to DAC Correlation		_	1.27	_	%
	DAC Linearity		±2	_	_	LSB
	Full Scale Settling Time		_	_	28	nS
	Rise Time	10% to 90%	_	_	6	nS
	Glitch Energy		_	_	200	pVsec
	Comparator Sensitivity		_	50	_	vM

-

65525 DC CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Notes	Min	Тур	Max	Units
I _{CCDE}	Power Supply Current	0°C, 5.5V , 50 MHz Clk, DAC Enabled	_	150	170	mA
I _{CCDO}	Power Supply Current	0°C, 5.5V , 50 MHz Clk, DAC Disabled	_	125	150	mA
I _{CCDO}	Power Supply Current	0°C, 3.3V , 40 MHz Clk, DAC Disabled	_	50	80	mA
I _{CCS}	Power Supply Current	0°C, 5.5V , Standby	_	_	200	μA
I _{IL}	Input Leakage Current		-100	_	+100	uA
I _{OZ}	Output Leakage Current	High Impedance	-100	_	+100	uA
V _{IL}	Input Low Voltage	All input pins	-0.5	_	0.8	V
V _{IH}	Input High Voltage	All input pins except clocks	2.0	_	V _{CC} +0.5	V
		CLK0, CLK1, CLK2, CLK3	2.8	_	V _{CC} +0.5	V
V _{OL}	Output Low Voltage	Under max load per table below (5V)	_	_	0.5	V
V _{OL}	Output Low Voltage	Under max load per table below (3.3V)	_	_	0.5	V
V _{OH}	Output High Voltage	Under max load per table below (5V)	V _{CC} -0.5	_	_	V
V _{OH}	Output High Voltage	Under max load per table below (3.3V)	2.4	_	_	V

65525 DC DRIVE CHARACTERISTICS

(Under Normal Operating Conditions Unless Noted Otherwise)

Symbol	Parameter	Output Pins	DC Test Conditions	Min	Units
I _{OL}	Output Low Drive	RDY, IRQ, ZWS/, IOCS16/, ENAVEE/	$V_{OUT} = V_{OL}, V_{CC} = 4.5V$	8	mA
		HSYNC, VSYNC	$V_{OUT} = V_{OL}, V_{CC} = 4.5 V$	16	mA
		P0-11, PCLK, SHFCLK, D0-15	$V_{OUT} = V_{OL}, V_{CC} = 4.5 V$	4	mA
		RASA/, RASB/, CASA/, CASB/	$V_{OUT} = V_{OL}, V_{CC} = 4.5 V$	4	mA
		BLANK/, FLM, LP, ENAVDD/	$V_{OUT} = V_{OL}, V_{CC} = 4.5 V$	4	mA
		All other outputs	$V_{OUT} = V_{OL}, V_{CC} = 4.5 V$	2	mA
I _{OH}	Output High Drive	RDY, IRQ, ZWS/, IOCS16, ENAVEE/	$V_{OUT} = V_{OH}, V_{CC} = 4.5V$	8	mA
		HSYNC, VSYNC	$V_{OUT} = V_{OL}, V_{CC} = 4.5 V$	16	mA
		P0-11, PCLK, SHFCLK, D0-15	$V_{OUT} = V_{OH}, V_{CC} = 4.5 V$	4	mA
		RASA/, RASB/, CASA/, CASB/	$V_{OUT} = V_{OH}, V_{CC} = 4.5 V$	4	mA
		BLANK/, FLM, LP, ENAVDD/	$V_{OUT} = V_{OH}, V_{CC} = 4.5 V$	4	mA
		All other outputs	$V_{OUT} = V_{OH}, V_{CC} = 4.5 V$	2	mA

65525 AC TEST CONDITIONS

(Under Normal Operating Conditions Unless Noted Otherwise)

	Output	Output	Capacitive
Output Pins	Low Voltage	High Voltage	Load
D0-15, RDY, IRQ, ZWS/, IOCS16/	V _{OL}	2.4V	85pF
P0-7, PCLK, SHFCLK, FPEN/	V _{OL}	2.4V	85pF
HSYNC, VSYNC, BLANK/, FLM, LP	V _{OL}	2.4V	85pF
All Others	V _{OL}	2.4V	85pF


Note: STANDBY/ power measurement was taken using Self Refresh DRAMs.



2	®

Symbol	Parameter	Notes		Min	Тур	Max	Units
T _C	CLK Period	65 MHz, (5V)		15.4	_	_	nS
T _C	CLK Period	40 MHz, (3.3V))	25	_	_	nS
T _{CH}	CLK High Time			0.45T _C	_	0.55T _C	nS
T _{CL}	CLK Low Time			0.45T _C	_	0.55T _C	nS
T _M	MCLK Period	50.350, 56.644	MHz or 65MHz	15.4	-	20	nS
T _{MH}	MCLK High Time			0.45T _M	_	$0.55T_{M}$	nS
T _{ML}	MCLK Low Time			$0.45T_{M}$	_	$0.55T_{M}$	nS
T _{RF}	Clock Rise / Fall	•		_	_	5	nS
_	MCLK Frequency for	100 ns DRAMS	(5V)	_	50.350	_	MHz
_	MCLK Frequency for	80 ns DRAMs	(5V)	_	56.644	_	MHz
_	MCLK Frequency for	70 ns DRAMs	(5V) →	_	65	_	MHz
5525 A	(CLK0, CLK1,		TMH Clock Timing - RESET TIMI		<u> </u> - -		
	Parameter		Notes	Min	Тур	Max	Units
Tres	RESET Pulse Width		1000	64Tc			nS
Trsr	RESET Delay from 2x	CLK rising edge	Local Bus only	4	_		nS
Trsf	RESET Delay to 2xCI	.K falling edge	Local Bus only	13	_	_	nS
Tcsu	Configuration setup tir	ne		20	_	_	nS
Tchd	Configuration hold tim	ie		5	_		nS
- CIID							







COMPOSITE BUS TIMING: FOR REFERENCE ONLY

		8 MHz	12.5 MHz	25 MHz	
Symbol	Parameter	PC Bus	MC Bus	PI Bus	Units
TADL	Address Latch Pulse Width	50 min	40 min	35 min	nS
TCD	Delay from Address Valid to Command Strobe	50 min	40 min	20 min	nS
TCDM	Delay from Start of Cycle to Command Strobe	109 min	85 min	30 min	nS
TCMD	Command Strobe Pulse Width (Asynchronous Cycle)	176 min	90 min	70 min	nS
TCMD	Command Strobe Pulse Width (Synchronous Cycle)	176 min	90 min	40 min	nS
Tend	Delay from End of Command to Start of Next Cycle	50 min	40 min	0 min	nS
TAS	Address Setup to Start of Cycle	0 min	10 min	10 min	nS
TASL	Address Setup to Start of Command	29 min	_	_	nS
Тан	Address Hold from Start of Command	5 min	5 min	_	nS
Trdd	Read Data Delay from Start of Command	187 max	60 max	_	nS
Trds	Read Data Setup to End of Command	62 min	30 min	48 min	nS
Trdh	Read Data Hold from End of Command (Data Turnoff)	0 min	0 min	12 min	nS
		30 max	30 max	30 max	nS
Twdd	Write Data Delay from Start of Command	40 max	0 max	32 max	nS
Twdh	Write Data Hold from End of Command (Data Turnoff)	10 min	10 min	20 min	nS
		40 max	40 max	40 max	nS
TICS	Delay from Address to IOCS16/	90 max	_	_	nS
Тмся	Delay from Address to MEMCS16/, DS16/, CSFB/	66 max	55 max	_	nS
Tzws	Delay from Start of Command to Start of ZWS/ (16-bit)	40 max	_	_	nS
Tzws	Delay from Start of Command to Start of ZWS/ (8-bit)	1 min	_	_	SYSCLK
Тzwн	Delay to End of 0WS/ from End of Command	30 max	_	_	nS
Trdy	Delay to Start of RDY from Start of Command	30 max	_	_	nS
Trdym	Delay to Start of RDY from Address & Status Valid	_	30 max	_	nS
Trdyh	Delay from End of RDY to End of Command	1 SYSCLK	60 min	_	nS
Trdb	Delay from Start of Cycle to RDY/ Low (Sync)	-	_	28 max	nS
Trdb	Delay from Start of Cycle to RDY/ Low (Async)	_	_	92 min	nS
Trdbh	Delay from End of Command to RDY/ High	-	_	40 max	nS


Note: PC bus specifications correspond to an 8 MHz bus (SYSCLK period of 125nS) (12 MHz bus SYSCLK period would be 80nS)

MC bus specifications correspond to a 25MHz CPU (PS/2 Model 80)

PI bus specifications correspond to 20 MHz CPU; timing specifications scale with clock frequency for other CPU speeds 0WS/ is synchronous to SYSCLK in some systems and has other timing restrictions than shown above (esp. for 8-bit cycles)

Either 0WS/ or RDY may be asserted, but not both (PC Bus)

0WS/ is used for memory accesses only; it works for I/O writes in some systems but not for I/O reads At the and of the cycle PDV and 0WS/ should be driven high before being tri-stated



† Status signals are: MIO/ (MC, PI), S0/ & S1/ (MC), AEN (PC-I/O), BHE/ (MC, PI), RD/ (PI), RFSH/ (PC-Me

Note: Addresses <u>must</u> be latched on the <u>leading</u> edge of PSTART/ for the <u>PI</u> bus (addresses are <u>not valid</u> on the <u>trailing</u> edge)

Addresses <u>should</u> be latched on the <u>trailing</u> edge of ALE for the <u>PC</u> bus (addresses are <u>not valid</u> on the <u>leading</u> edge) Addresses <u>should</u> be latched on the <u>leading</u> or <u>trailing</u> edge of ADL/ for the <u>MC</u> bus (addresses are valid on both edges)


PC / MC / PI Bus Timing Characteristics for Non-Bus-Master Peripheral

.....®



65525 AC TIMING CHARACTERISTICS - PC BUS TIMING

Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{CPW}	Command Strobe Pulse Width		6Tm	_	-	nS
T _{CHR}	Command Strobe Hold from Ready		0	_	_	nS
T _{NXT}	Command Strobe Inactive to Next Strobe		3Tm	_	-	nS
T _{ASC}	Address Setup to Command Strobe		30	_	-	nS
T _{ISC}	IOCS16/ Delay from valid address		_	_	2Tm	nS
T _{RSR}	Read Data Setup to Ready	Mem Accesses Only	25	_	-	nS
T _{RPW}	RDY Pulse Width	Mem Accesses Only	0	_	100Tm	nS
T _{AHC}	Address Hold to Command Strobe		20	_	-	nS
T _{RDH}	Read Data Hold from Command Strobe		10	_	_	nS
T _{RDZ}	Read Data Tristated from Command Strobe		_	_	40	nS
T _{WDD}	Write Data Delay from Command Strobe		_	_	20	nS
T _{WDH}	Write Data Hold from Command Strobe		10	-	-	nS
T _{RLC}	RDY Low Delay from Command Strobe	Mem Accesses Only	_	_	40	nS




PC Bus Cycle Timing



65525 AC TIMING CHARACTERISTICS - PI BUS TIMING

Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{CPW}	Command Strobe Pulse Width		4Tm	_	_	nS
T _{NXT}	Delay from Command Inactive to PSTART# Active		0			nS
T _{CPS}	CS and Command Setup Time to PSTART#Active		10			nS
T _{CPH}	CS and Command Hold Time to PSTART# Active		1.5Tm+5	_	_	nS
T _{RDS}	Read Data Setup from PRDY# Active		15	_	_	nS
T _{RDH}	Read Data Hold from Command Strobe		20	_	_	nS
T _{WDD}	Write Data Delay from PCMD#		-	_	2Tm	nS
T _{RPW}	RDY Pulse Width		0	_	100Tm	nS
T _{WDH}	Write Data Invalid Delay from PCMD# Inactive		0	_	-	nS
T _{AS}	Address Setup to PSTART# Active		10	_	_	nS
T _{AH}	Address Hold to PSTART# Active		1.5Tm+5	_	_	nS
T _{ADL}	PSTART# Pulse Width		25	_	-	nS
T _{PSD}	Delay from PSTART# to PCMD#		15	_	_	nS
T _{PDC}	Delay from PCMD# Inactive to PRDY# Inactive		8	_	40	nS
T _{RAC}	PRDY# Active from Command Strobe		2Tm	_	_	nS









65525 AC TIMING CHARACTERISTICS - MC BUS TIMING

Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{CPW}	Command Strobe Pulse Width		4Tm	-	-	nS
T _{SSC}	Status Setup to Command Strobe		55	_	-	nS
T _{SHA}	Status Hold from Command Strobe		30	_	_	nS
T _{SS}	Status Active from address valid		0	-	-	nS
T _{NXT}	Command Strobe Inactive to Next Strobe		3Tm	-	-	nS
T _{RSR}	Read Data Setup to Ready	Mem Accesses Only	25	_	-	nS
T _{RPW}	RDY Pulse Width	Mem Accesses Only	0	-	100Tm	nS
T _{DSS}	DS16/ Active from address valid		5	-	Tm	nS
T _{DS}	DS16/ Inactive from Status		_	-	Tm	nS
T _{BHS}	BHE/ Setup to CMD/		30	-	_	nS
T _{BHH}	BHE/ Hold from CMD/		20	-	-	nS
T _{RDH}	Read Data Hold from Command Strobe		10	-	-	nS
T _{RDZ}	Read Data Tristated from Command Strobe		_	_	40	nS
T _{WDD}	Write Data Delay from Command Strobe		_	_	20	nS
T _{WDH}	Write Data Hold from Command Strobe		10	_	_	nS
T _{RLS}	RDY Low Delay from Status		_	_	30	nS
T _{ASD}	ADL/ from Status Active		12	_	_	nS
T _{ASW}	ADL/ Pulse Width		40	_	_	nS
T _{CFA}	CSFB/ Active from Address/Status Valid		_	_	40	nS
T _{CFI}	CSFB/ Inactive from Address/Status Invalid		_	_	40	nS





MC Bus Cycle Timing




65525 DC TIMING CHARACTERISTICS - 386 SX LOCAL BUS TIMING AT 25MHz

Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{CLK2}	2x CPU Clock Cycle Time			20		nS
T _{CDL}	Delay from Start of T1 to LDEV/			15		nS
T _{LDS}	LDEV/ Setup Time from End of T2			43		nS
T _{LDH}	LDEV/ Hold Time from End of T2			23		nS
T _{RS}	RDY/ Setup Time from End of T2			18		nS
T _{RH}	RDY/ Hold Time from End of T2			20		nS
T _{NAD}	NA/ Delay from 2x CLK			13		nS
T _{NA}	NA/ Pulse Width			40		nS
T _{WDD}	Write Data Delay from Start of T1			38		nS
T _{RDS}	Read Data Setup Time from End of T2			95		nS
T _{RDH}	Read Data Hold Time from RDY/ High			42		nS
T _{BSD}	BS16/ Delay from ADS/			43		nS
T _{CSD}	VGACS/ Delay from ADS/			18		nS




65525 DC TIMING CHARACTERISTICS - 486 LOCAL BUS TIMING AT 33MHz

Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{CLK1}	CPU Clock Cycle Time			30		nS
T _{CLK2}	2x CPU Clock Cycle Time			15		nS
T _{CDL}	Delay from End of T1 to LDEV/			31		nS
T _{LDS}	LDEV/ Setup Time from End of T2			17		nS
T _{LDH}	LDEV/ Hold Time from End of T2			5		nS
T _{RS}	RDY/ Setup Time from End of T2			27		nS
T _{RH}	RDY/ Hold Time from End of T2			3		nS
T _{BSD}	BS16/ Delay from ADS/			53		nS
T _{WDD}	Write Data Delay from Start of T1			55		nS
T _{RDS}	Read Data Setup Time from End of T2			55		nS
T _{RDH}	Read Data Hold Time from RDY/ High			6		nS
T _{CSD}	VGACS/ Delay from ADS/			7.5		nS



65525 x86 Local Bus Write Cycle Timing








65525 AC TIMING CHARACTERISTICS -	- DRAM READ/WRITE TIMING
-----------------------------------	--------------------------

		2 DRAM	2 DRAM	4 DRAM	4 DRAM	
Symbol	Parameter	Min	Max	Min	Max	Units
T _{RC}	Read/Write Cycle Time	18Tm – 5	-	12Tm – 5	_	nS
T _{RAS}	RAS/ Pulse Width	14Tm – 5	-	8Tm – 5	_	nS
T _{RP}	RAS/ Precharge	4Tm - 1	-	4Tm - 1	_	nS
T _{CRP}	CAS/ to RAS/ Precharge	4Tm - 5	-	4Tm – 5	-	nS
Тсян	CAS/ Hold from RAS/	5Tm - 2	-	5Tm - 2	_	nS
T _{RCD}	RAS/ to CAS/ delay	3Tm – 5	-	3Tm – 5	_	nS
T _{RSH}	RAS/ Hold from CAS/	2Tm - 5	-	2Tm – 5	_	nS
T _{CP}	CAS/ Precharge	Tm – 5	-	Tm – 5	_	nS
T _{CAS}	CAS/ Pulse Width	3Tm – 5	-	3Tm – 5	_	nS
T _{CAS1}	CAS/ Pulse Width (Fast Page Cycle)	2Tm - 5	-	2Tm - 5	_	nS
T _{ASR}	Row Address Setup to RAS/	0	_	0	_	nS
TASC	Column Address Setup to CAS/	0	-	0	_	nS
T _{RAH}	Row Address Hold from RAS/	Tm - 3	-	Tm - 3	_	nS
T _{CAH}	Column Address Hold from CAS/	Tm	-	Tm	_	nS
T _{CAC}	Data Access Time from CAS/	-	2Tm - 5	_	2Tm - 5	nS
T _{RAC}	Data Access time from RAS/		5Tm		5Tm	nS
T _{DS}	Write Data Setup to CAS/	0	_	0	_	nS
T _{DH}	Write Data Hold from CAS/	2Tm - 5	-	2Tm - 5	_	nS
Трс	CAS Cycle Time	3Tm - 1	_	3Tm - 1	_	nS
T _{WS}	WE/ Setup to RAS/	5	2Tm	5	2Tm	nS
T _{WP}	WE/ Hold from RAS/	0	_	0	_	nS


Note: Unless otherwise specified, specifications above apply to both 5V and 3.3V operation. Electrical specifications contained herein are preliminary and subject to change without notice.





Note: The above diagram represents a typical page mode read cycle. The number of actual CAS cycles may vary. The maximum number of CAS cycles allowed is 32 (when the FIFO is being filled).






Note: The above diagram represents a typical page mode write cycle. The number of actual CAS cycles may vary between 0 and 4.




65525 AC TIMINO	G CHARACTERISTICS -	REFRESH TIMING
-----------------	---------------------	-----------------------

Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{CHR}	RAS to CAS delay	Tm = 15.4 @ 65 MHz	5Tm - 5	_	5Tm + 5	nS
T _{CSR}	CAS to RAS delay		Tm – 5	_	Tm + 5	nS
TRAS	RAS pulse width	5Tm = 89 ns (56 MHz) or 77 ns (65 MHz)	5Tm - 5	_	5Tm + 5	nS



65525 AC TIMING CHARACTERISTICS - SELF REFRESH TIMING



Note: Upon exiting self refresh mode, the 65525 will perform a complete set of CAS/ before RAS/ refresh cycles before resuming normal DRAM activity. The duration of the burst refresh will equal the panel power sequencing delay, programmed in XR5B bits 7-4.




- "

65525 AC TIMING CHARACTERISTICS - VRAM READ/WRITE TIMING

		2 VRAM	2 VRAM	4 VRAM	4 VRAM	
Symbol	Parameter	Min	Max	Min	Max	Units
T _{RC}	Read/Write Cycle Time	12Tm - 5	—	9Tm - 5	_	nS
T _{RAS}	RAS/ Pulse Width	8Tm - 5	_	5Tm - 5	-	nS
T _{AR}	Column Address Hold from RAS/	4Tm	-	4Tm	-	nS
T _{RP}	RAS/ Precharge	4Tm	-	4Tm	-	nS
T _{CRP}	CAS/ to RAS/ Precharge	4Tm	_	4Tm	_	nS
T _{CSH}	CAS/ Hold from RAS/	5Tm - 2	-	5Tm - 2	-	nS
T _{RCD}	RAS/ to CAS/ delay	2Tm	_	2Tm	_	nS
T _{RSH}	RAS/ Hold from CAS/	2Tm - 5	_	2Tm - 5	_	nS
T _{CPN}	CAS/ Precharge	Tm	_	Tm	-	nS
T _{CAS}	CAS/ Pulse Width	3Tm - 5	_	3Tm - 5	_	nS
T _{CAS1}	CAS/ Pulse Width (Fast Page Cycle)	2Tm - 5	_	2Tm - 5	_	nS
T _{ASR}	Row Address Setup to RAS/	2Tm - 10	_	2Tm - 10	_	nS
T _{ASC}	Column Address Setup to CAS/	Tm -10	_	Tm -10	_	nS
T _{RAD}	Column Address from RAS/	Tm	_	Tm	-	nS
T _{RAH}	Row Address Hold from RAS/	Tm	_	Tm	_	nS
T _{CAH}	Column Address Hold from CAS/	Tm + 1	_	Tm + 1	_	nS
T _{CAC}	Data Access Time from CAS/	_	2Tm	_	2Tm	nS
T _{RAC}	Data Access Time from RAS/	_	5Tm	_	5Tm	nS
T _{OEA}	Data Access Time from OE/	_	4Tm	_	4Tm	nS
T _{WP}	WE/ Pulse Width	6Tm	_	6Tm	_	nS
T _{DS}	Write Data Setup to CAS/	Tm	_	Tm	_	nS
T _{DH}	Write Data Hold from CAS/	2Tm	_	2Tm	_	nS
T _{DHR}	Write Data Hold from RAS/	4Tm	_	4Tm	_	nS
T _{WS}	WE/ Setup to RAS/	5	2Tm	5	2Tm	nS
T _{WP}	WE/ Hold from RAS/	0	_	0	_	nS
T _{DLS}	DT/ Low Setup	Tm - 5	_	Tm - 5	_	nS
T _{RDH}	DT/ Low Hold after RAS/ Low	4Tm	-	4Tm	_	nS
T _{CDH}	DT/ Low Hold after CAS/ Low	3Tm - 5	_	3Tm - 5	-	nS
T _{THS}	DT/ High Setup	Tm - 5	_	Tm - 5	_	nS
T _{THH}	DT/ High Hold	Tm	_	Tm	-	nS




-




VRAM Page Mode Read Cycle Timing




-








.





Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{CHR}	RAS to CAS delay	Tm = 15.4 @ 65 MHz	5Tm – 5	_	5Tm + 5	nS
T _{CSR}	CAS to RAS delay		Tm – 5	_	Tm + 5	nS
T _{RAS}	RAS pulse width	5Tm = 89 ns (56 MHz) or 77 ns (65 MHz)	5Tm - 5	_	5Tm + 5	nS

65525 AC TIMING CHARACTERISTICS - VRAM REFRESH TIMING




CAS-Before-RAS (CBR) VRAM Refresh Cycle Timing



- "

65525 AC TIMING CHARACTERISTICS - VRAM SERIAL PORT TIMING

Symbol	Parameter	Min	Тур	Max	Units
T _{SCC}	Sequencer Clock	40	—	50	nS
T _{SC}	Serial Clock Cycle Time	_	0.45 T _{SCC}	_	nS
T _{SCP}	Serial Clock Precharge Time	_	0.45 T _{SCC}	_	nS
T _{SCA}	Access Time from SC	_	-	25	nS
T _{SOH}	Serial Output Hold Time	5	_	_	nS
T _{THS}	DT/ High Setup	T _M - 5	-	_	nS
T _{THH}	DT/ High Hold	T _M	-	_	nS



Note: Unless otherwise specified, specifications above apply to both 5V and 3.3V operation.

Electrical specifications contained herein are preliminary and subject to change without notice.



- "


65525 AC TIMING CHARACTERISTICS - FRAME BUFFER TIMING

Symbol	Parameter	Min	Max	Units
T _{PC}	Fast Page Cycle Time	6Td	_	ns
T _{RC}	Read/Write Cycle Time	10Td	_	ns
T _{RAS}	RAS/ Pulse Width	6Td	_	ns
T _{RP}	RAS/ Precharge	4Td	_	ns
T _{CRP}	CAS/ to RAS/ precharge	5Td	_	ns
T _{CSH}	CAS/ Hold from RAS/	5Td	_	ns
T _{RCD}	RAS/ to CAS/ delay	2Td	_	ns
T _{RSH}	RAS/ Hold from CAS/	5Td	_	ns
T _{CP}	CAS/ Precharge	3Td	_	ns
T _{CAS1}	CAS/ Pulse Width (Fast Page Cycle)	2Td	_	ns
T _{ASR}	Row Address Setup to RAS/	5Td	_	ns
T _{ASC}	Column Address Setup to CAS/	Td -10	_	ns
T _{RAD}	Column Address from RAS/	Td	_	ns
T _{RAH}	Row Address Hold from RAS/	Td	_	ns
T _{CAH}	Column Address Hold from CAS/	Td	-	ns
T _{WP}	WE/ Pulse Width	6Td	_	ns
T _{DS}	Write Data Setup to CAS/	Td + 5	_	ns
T _{DH}	Write Data Hold from CAS/	Td	_	ns
T _{WCS}	WE/ Setup	Td	_	ns
T _{WPR}	WE/ Hold from RAS/	Td	_	ns
T _{THS}	DT/ High Setup	6Td	_	ns
T _{THH}	DT/ High Hold	Td	_	ns
T _{DLS}	DT/ Low Setup	5Td	_	ns
T _{RDH}	DT/ Low Hold after RAS/ Low	4Td	_	ns
T _{CDH}	DT/ Low Hold after CAS/ Low	2Td - 5	_	ns

Note: These specifications are based on the dot clock rate. The maximum dot clock rate for frame buffer operation is 40 MHz (Td = 25 ns).


Note: Unless otherwise specified, specifications above apply to both 5V and 3.3V operation.

Electrical specifications contained herein are preliminary and subject to change without notice.






-



Frame Buffer Page Mode Write Cycle Timing




.




Frame Buffer Transfer Cycle Timing



Symbol	Parameter	Notes	Min	Тур	Max	Units
T _{CHR}	RAS to CAS delay	2Td = 50 ns @ 40MHz	2Td-5	_	2Td+ 5	ns
T _{CSR}	CAS to RAS delay	Td = 25 ns @ 40MHz	Td- 5	_	Td+ 5	ns
T _{RAS}	RAS pulse width	5Td = 125 @ 40 MHz	5Td-5	_	5Td + 5	ns








65525 AC TIMING CHARACTERISTICS - FRAME BUFFER VRAM SERIAL PORT TIMING

 Symbol	Parameter	Min	Тур	Max	Units
T _{SCC}	Sequencer Clock	-	_	100	ns
T _{SC}	SC Cycle Time	-	0.45 T _{SCC}	_	nS
T _{SCP}	SC Precharge Time	_	0.45 T _{SCC}	_	nS
T _{SCA}	Access Time from SC	-	_	50	nS
T _{SOH}	Serial Output Hold Time	5	_	_	nS

Note: These specifications are based on the dot clock rate. The maximum dot clock rate for frame buffer operation is 40 MHz (Td = 25 ns) | | + | | + | | + | |



Frame Buffer VRAM Serial Port Read Cycle Timing)

Note: Unless otherwise specified, specifications above apply to both 5V and 3.3V operation. Electrical specifications contained herein are preliminary and subject to change without notice.


Revision 1.0



-

65525 AC TIMING CHARACTERISTICS - CRT VIDEO TIMING

Symbol	Parameter	Min	Max	Units
T _{SYN}	HSYNC, VSYNC delay from CLKIN	_	50	nS
T _{SYN}	HSYNC, VSYNC delay from CLKIN (3.3V)	_	80	nS
T _{SD}	CLKIN to SHFCLK delay	_	30	nS
T _{SD}	CLKIN to SHFCLK delay (3.3V)	_	50	nS






- "

65525 AC TIMING CHARACTERISTICS - FLAT PANEL VIDEO TIMING

Symbol	Parameter	Min	Max	Units
T _{DSU}	Panel data setup to SHFCLK	5	_	nS
T _{DH}	Panel data hold to SHFCLK	10	_	nS
T _{DLY}	Panel data delay from SHFCLK	10	_	nS
T _{S12}	SHFCLK allowance time from LP	Тс	_	nS
T _{S21}	LP allowance time from SHFCLK	Тс	_	nS
T _{FSU}	FLM setup time	8 Tc	_	nS
T _{FSH}	FLM hold time	8 Tc	_	nS





- "

Mechanical Specifications

