



Trademark Acknowledgements

 $MGA, ^{TM} MGA-2064W, ^{TM} MGA-1164SG, ^{TM} MGA-2064W, ^{TM} MGA-2164W, ^{TM} MGA-VC064SFB, ^{TM} MGA-VC164SFB, ^{TM} MGA Marvel, ^{TM} MGA Millennium, ^{TM} MGA Mystique, ^{TM} MGA Rainbow Runner, ^{TM} MGA DynaView, ^{TM} PixelTOUCH, ^{TM} MGA Control Panel, ^{TM} and Instant ModeSWITCH, ^{TM} are trademarks of Matrox Graphics Inc.$

Matrox[®] is a registered trademark of Matrox Electronic Systems Ltd.

VGA,[®] is a registered trademark of International Business Machines Corporation; Micro ChannelTM is a trademark of International Business Machines Corporation.

Intel[®] is a registered trademark, and 386,TM 486,TM Pentium,TM and 80387TM are trademarks of Intel Corporation.

WindowsTM is a trademark of Microsoft Corporation; Microsoft,[®] and MS-DOS[®] are registered trademarks of Microsoft Corporation.

AutoCAD[®] is a registered trademark of Autodesk Inc.

RAMDACTM is a trademark of Brooktree.

UnixTM is a trademark of AT&T Bell Laboratories.

X-WindowsTM is a trademark of the Massachusetts Institute of Technology.

AMDTM is a trademark of Advanced Micro Devices. Atmel[®] is a registered trademark of Atmel Corporation. CatalystTM is a trademark of Catalyst Semiconductor Inc. SGSTM is a trademark of SGS-Thompson. ToshibaTM is a trademark of Toshiba Corporation. Texas InstrumentsTM is a trademark of Texas Instruments. NationalTM is a trademark of National Semiconductor Corporation. MicrochipTM is a trademark of Microchip Technology Inc.

All other nationally and internationally recognized trademarks and tradenames are hereby acknowledged.

This document contains confidential proprietary information that may not be disclosed without written permission from Matrox Graphics Inc.

© Copyright Matrox Graphics Inc., 1994, 1995, 1996. All rights reserved.

Disclaimer: Matrox Graphics Inc. reserves the right to make changes to specifications at any time and without notice. The information provided by this document is believed to be accurate and reliable. However, no responsibility is assumed by Matrox Graphics Inc. for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Matrox Graphics Inc. or Matrox Electronic Systems Ltd.

Chapter 1: MGA Overview

1.1	Introduction	1-2
1.2	MGA-2064W Typical Implementation	1-2
1.3	Typographical Conventions	1-3

Chapter 2: MGA-2064W Overview

2.1	Introduction	2
2.2	PCI Bus interface 2-	2
2.3	VGA Graphics Controller 2-2	2
2.4	VGA Attributes Controller 2-2	2
2.5	CRTC	2
2.6	Address Processing Unit (APU) 2-	4
2.7	Data Processing Unit (DPU)	4
2.8	Frame Buffer	4

Chapter 3: Resource Mapping

3	.1 Memory Mapping	3-2
	3.1.1 Configuration Space Mapping	3-2
3	.2 Memory Space Mapping	3-3
	3.2.1 MGA General Map	3-3
	3.2.2 MGA Control Aperture Detailed Map	3-3
	3.2.3 Register Map	3-4
	3.2.4 I/O Space Mapping	3-8
3	.3 VGA Register Index Summary	3-10

Chapter 4: Register Descriptions

4.1 Power Graphic Mode Register Descriptions	. 4-2
4.1.1 Power Graphic Mode Configuration Space Registers	. 4-2
4.1.2 Power Graphic Mode Memory Space Registers	4-16
4.2 VGA Mode Registers	4-77

Chapter 5: Programmer's Specification

5.1 PCI Interface	5-2
5.1.1 Direct Access Read Cache	
5.1.2 Big Endian Support	5-2
5.1.3 Host Pixel Format	5-6
5.2 WRAM Interface	5-10
5.2.1 Frame Buffer Organization	5-10
5.2.1.1 VGA mode	
5.2.1.2 Power Graphic Mode (non-interleave)	
5.2.1.3 Power Graphic Mode (interleave)	

5.2.2 Pixel Format.	5-11
5.3 Chip Configuration and Initialization	5-13
5.3.1 Reset	5-13
5.3.2 Power Up Sequence	5-14
5.3.3 Operation Mode Selection	5-15
5.4 Direct Frame Buffer Access	5-15
5.5 Drawing in Power Graphic Mode	5-16
5.5.1 Overview	5-16
5.5.2 Global Initialization (all operations)	5-16
5.5.3 Line Programming	5-17
5.5.3.1 Slope Initialization	5-17
5.5.3.2 Solid Lines	
5.5.3.3 Lines That Use a Linestyle	
5.5.3.4 Lines with Depth.	
5.5.4 Trapezoid / Rectangle Fill Programming	
5.5.4.2 Constant Shaded Trapezoids / Rectangle Fills	
5.5.4.3 Patterned Trapezoids / Rectangle Fills	
5.5.4.4 Gouraud Shaded Trapezoids / Rectangle Fills	
5.5.4.5 Textured Trapezoids / Rectangle Fills	
5.5.5 Bitblt Programming	
5.5.5.1 Address Initialization	
5.5.6 Two-operand Bitblts	
5.5.6.1 Two-operand Fast Bitblts	
5.5.6.2 Color Patterning 8 x 8	
5.5.6.4 BitBlts With Expansion (Character Drawing) 1 bpp Planar	
5.5.7 ILOAD Programming	
5.5.7.1 Address Initialization	
5.5.7.2 ILOAD of Two-operand Bitblt	
5.5.7.3 ILOAD with Expansion (Character Drawing)	5-39
5.5.8 Scaling	5-40
5.5.8.1 Scaling Initialization	5-42
5.5.9 IDUMP Programming	5-43
5.6 CRTC Programming	5-45
5.6.1 Horizontal Timing	5-45
5.6.2 Vertical Timing	5-46
5.6.3 Memory Address Counter	5-47
5.6.4 Programming in VGA Mode	5-48
5.6.5 Programming in Power Graphic Mode	5-49
5.7 Interrupt Programming	5-53

Alphabetical List of Register Fields / Index

Chapter 1: MGA Overview	
Figure 1-1: Typical Implementation Block Diagram	2
Chapter 2: MGA-2064W Overview	
Figure 2-1: MGA-2064W Block Diagram	3
Chapter 5: Programmer's Specification	
Chapter 5: Programmer's Specification Figure 5-1: Drawing Multiple Primitives	1
Figure 5-1: Drawing Multiple Primitives	5
Figure 5-1: Drawing Multiple Primitives	5 6

Chapter 3: Resource Mapping

Table 3-1: MGA-2064W Configuration Space Mapping.	. 3-2
Table 3-2: MGA General Map	. 3-3
Table 3-3: MGA Control Aperture Detailed Map	. 3-3
Table 3-4: Register Mapping	. 3-4
Table 3-5: I/O Space Mapping	. 3-8
Table 3-6: VGA Indices	3-10

Chapter 5: Programmer's Specification

able 5-1: Fast Bitblt Alignment Constraints5	-30
able 5-2: ILOAD Source Size	-36
able 5-3: ILOAD Supported Formats 5-	-38
able 5-4: Bitblt with Expansion Supported Formats	-39
able 5-5: Scaling Supported Formats 5-	-40
able 5-6: Scaling Source Size	-41
able 5-7: IDUMP Source Size	-44
able 5-8: IDUMP Supported Formats 5-	-44



Chapter 1: MGA Overview This chapter includes:

Introduction	1-2
MGA-2064W Typical Implementation	1-2
Typographical Conventions	1-3

1.1 Introduction

Matrox MGA is a high-speed, high-resolution graphics accelerator series of products designed for the power user. MGA is very suitable for GUI environments such as Microsoft Windows 3.1, Chicago, Windows NT, IBM OS/2 PM, Unix X-Windows, and AutoCAD. It offers ultra high resolution displays with true color, real-time 3D, Video for Windows acceleration, and many other innovative hardware and software enhancements.

MGA's 64-bit graphics power, in combination with a 486, PowerPC, or Pentium-class PC is in our opinion the best graphics solution if you require true workstation-level performance at a reasonable price.

1.2 MGA-2064W Typical Implementation

The MGA-2064W chip lies at the heart of MGA's powerful graphics subsystem. Several possible memory configurations permit design of 8,16, 24, and 32 bits/pixel displays at resolutions up to 1600 x 1200 pixels. Figure 1-1 shows a block diagram of a typical graphics display adapter which uses the MGA-2064W chip.




Figure 1-1: Typical Implementation Block Diagram

A small number of devices is required to implement the graphics subsystem:

- MGA-2064W chip
- 2 WRAMs
- RAMDAC
- EPROM (this device is optional)

The possibility exists for other implementations that use more memory and a different RAMDAC to create combinations of higher resolutions and greater pixel depths. With the addition of glue logic, it is also possible to interface to system buses other than PCI (such as ISA, VESA VL, EISA, Micro Channel, and so on).

1.3 Typographical Conventions

Description	Example
Active low signals are indicated by a trailing forward slash. Signal names	VHSYNC/
appear in upper-case characters.	
Numbered signals appear within angle brackets, separated by a colon.	MA<8:0>
Register names are indicated by upper-case bold sans-serif letters.	DEVID
Fields within registers are indicated by lower-case bold sans-serif letters.	vendor
Bits within a field appear within angle brackets, separated by a colon.	vendor<15:0>
Hexadecimal values are indicated by a trailing letter 'h'.	CFFFh
Binary values are indicated by a trailing letter 'b'.	0000 0010b
Register description reset values that are underlined are reset on soft reset.	00 <u>00</u> 0101
An 'X' in a register value indicates that that bit is undefined.	0000 01XX
Emphasized text and table column titles are set in bold italics.	This bit <i>must be set</i> .
In the register description pages in Chapter 4, when a description is continued	OPMODE
from another page, the page heading contains ellipses () to indicate this.	
In Chapter 5's DWGCTL illustrations, the '+' and '#' symbols have a special	trans
meaning. This is explained in 'Overview' on page 5-16.	



Chapter 2: MGA-2064W Overview This chapter includes:

Introduction	2-2
PCI Bus interface	2-2
VGA Graphics Controller	2-2
VGA Attributes Controller	2-2
CRTC	2-2
Address Processing Unit (APU)	2-4
Data Processing Unit (DPU)	2-4
Frame Buffer	2-4

2.1 Introduction

The MGA-2064W chip is a stand-alone graphics controller which is composed of several sections that work together to accomplish the tasks that are required of them. The individual sections of the MGA-2064W chip are listed below and described in detail in the remainder of this chapter.

- PCI bus interface
- VGA graphics controller
- VGA attributes controller
- CRTC
- Address Processing Unit (APU)
- Data Processing Unit (DPU)
- Frame buffer

2.2 PCI Bus interface

This section of the MGA-2064W chip implements the interface with the host processor. It includes:

- All of the decoding circuitry for the PCI interface
- Decoding of all resources
- Configuration registers

2.3 VGA Graphics Controller

This section of the MGA-2064W implements the VGA-compatible access to the frame buffer. This section includes:

- Graphics controller registers
- Data path between the host and the frame buffer

2.4 VGA Attributes Controller

This section implements the display refresh for standard VGA modes as well as for all character modes. For these modes, the RAMDAC is driven by the MGA-2064W chip instead of by the serial port of the WRAM.

2.5 CRTC

This section generates the horizontal and vertical timing for driving display data and addresses from the frame buffer. The CRTC is VGA-compatible, with some extensions for the Power Graphic modes.




Figure 2-1: MGA-2064W Block Diagram

2.6 Address Processing Unit (APU)

This section of the MGA-2064W chip generates the sequencing for drawing operations. Each drawing operation is broken down into a series of read and write commands which are forwarded to the DPU. The APU section includes:

- Generation of the sequences for each drawing operation
- Generation of the addresses
- Processing of the slope for vectors and trapezoid edges
- Rectangle clipping

2.7 Data Processing Unit (DPU)

This section manipulates the data according to the currently-selected operation. The DPU also converts read and write commands from the APU into memory cycles to the frame buffer. The DPU includes the:

- Interface to the WRAM bus (VD bus)
- Generation of memory cycles
- Funnel shifter for data alignment
- Boolean ALU
- Patterning circuitry
- Color space converter
- Dithering circuitry
- Data FIFO for bitblt operations
- Color expansion circuitry for character drawing
- Gouraud shading generator
- Depth generation and comparison circuitry
- All control circuitry for external devices

2.8 Frame Buffer

The MGA-2064W chip can interface directly with the WRAM chips, using two configurations: interleave and non-interleave.

- The non-interleave configuration supports a 2 or 4 MB frame buffer
- The interleave configuration supports a 4 or 8 MB frame buffer

This allows the MGA-2064W to support 8, 16, 24, and 32 bit/pixel formats and resolutions up to 1920 x 1024. Since WRAM has two ports, the serial port of the WRAM is used for the screen refresh while the random port is devoted to drawing operations. Useful WRAM functions such as split data transfer, block mode, and write/bit are all exploited.



Chapter 3: Resource Mapping This chapter includes:

Memory Mapping	3-2
Configuration Space Mapping	3-2
Memory Space Mapping	3-3
MGA General Map MGA Control Aperture Detailed Map Register Map I/O Space Mapping	3-3 3-4
VGA Register Index Summary	3-10

3.1 Memory Mapping

Note that all addresses and bits within dwords are labelled for a little endian processor (X86 series, for example).

3.1.1 Configuration Space Mapping

Table 3-1: MGA-2064W Configuration Space Mapping

Address	Name/Note
00-03	DEVID
04-07	DEVCTRL
08-0B	CLASS
0C-0F	HEADER
10-13	MGABASE1
14-17	MGABASE2
18-2F	Reserved ⁽¹⁾
30-33	ROMBASE
34-3B	Reserved ⁽¹⁾
3C-3F	INTCTRL
40-43	OPTION
44-47	MGA_INDEX
48-4B	MGA_DATA
4C-FF	Reserved ⁽¹⁾

⁽¹⁾ Writing a reserved location has no effect. Reading a reserved location will give 0's. Access to a reserved location will be decoded.

3.2 Memory Space Mapping

3.2.1 MGA General Map

Address	Condition	Name/Notes
000A0000h-000BFFFFh	GCTL6 <3:2> = 00, MISC <1> = 1	VGA frame buffer ^{(1) (2)}
000A0000h-000AFFFFh	GCTL6 < 3:2 > = 01, MISC < 1 > = 1	
000B0000h-000B7FFFh	GCTL6 < 3:2 > = 10, MISC < 1 > = 1	
000B8000h-000BFFFFh	GCTL6 < 3:2 > = 11, MISC < 1 > = 1	
rombase + 0000h to	biosen = 1 (see OPTION) and	BIOS EPROM ⁽¹⁾
rombase + FFFFh	romen = 1 (see ROMBASE)	
mgabase1 + 0000h to	MGA control aperture	(1)
mgabase1 + 3FFFh	(see Table 3-3)	
mgabase2 + 000000h to	Direct frame buffer access aperture	(1)(2)(3)
mgabase2 + 7FFFFFh		

Table 3-2: MGA General Map

⁽¹⁾ Memory space accesses are decoded only if **memspace** = 1 (see the **DEVCTRL** configuration register).

⁽²⁾ Hardware swapping for big endian support is performed in accordance with the settings of the **OPMODE** register's **dirDataSiz** bits.

⁽³⁾ The usable range depends on the frame buffer configuration. Reading or writing outside the usable range will yield unpredictable results.

3.2.2 MGA Control Aperture Detailed Map

mgabase1 +	Attr.	Mnemonic	Device name
0000h-1BFFh	W	DMAWIN (ILOAD)	7K Pseudo-DMA window ⁽¹⁾
	R	DMAWIN (IDUMP)	7K Pseudo-DMA window ⁽¹⁾
1C00h-1DFFh	W	DWGREG	Drawing registers ⁽²⁾
1E00h-1EFFh	R/W	HSTREG	Host registers ⁽²⁾
1F00h-1FFFh	R/W	VGAREG	VGA registers ⁽³⁾
2000h-3BFFh			Reserved ⁽⁴⁾
3C00h-3C1Fh	R/W	RAMDAC	RAMDAC ⁽⁵⁾
3C20h-3DFFh			Reserved ⁽⁴⁾
3E00h-3FFFh	R/W	EXPDEV	Expansion ⁽⁶⁾

Table 3-3: MGA Control Aperture Detailed Map

⁽¹⁾ Hardware swapping for big endian support is performed in accordance with the settings of the **OPMODE** register's **dmaDataSiz** bits.

⁽²⁾ Hardware swapping for big endian support is performed when the **OPTION** configuration register's powerpc bit is '1'.

- ⁽³⁾ VGA registers have been memory mapped to provide access to the CRTC registers in order to program MGA video modes when the VGA I/O space is not enabled.
- ⁽⁴⁾ Reserved locations are decoded.

⁽⁵⁾ The exact mapping within this range depends on the RAMDAC and the external connection.

⁽⁶⁾ The exact mapping within this range depends on the external connections and on the external devices used.

3.2.3 Register Map

 Table 3-4: Register Mapping (Part 1 of 3)

Byte Address (mgabase1 +)	Access	Name/Notes
1C00	WO ⁽¹⁾	DWGCTL
1C04	"	MACCESS
1C08	"	Reserved (MCTLWTST)
1C0C	"	ZORG
1C10	"	PAT0
1C14	"	PAT1
1C18	"	Reserved
1C1C	"	PLNWT
1C20	"	BCOL
1C24	"	FCOL
1C28	"	Reserved
1C2C	"	Reserved (SRCBLT)
1C30	"	SRC0
1C34	"	SRC1
1C38	"	SRC2
1C3C	"	SRC3
1C40	"	XYSTRT ⁽²⁾
1C44	"	XYEND ⁽²⁾
1C48	"	Reserved
1C4C	"	Reserved
1C50	"	SHIFT ⁽²⁾
1C54	"	Reserved
1C58	"	SGN ⁽²⁾
1C5C	"	LEN ⁽²⁾
1C60	"	AR0 ⁽²⁾
1C64	"	AR1 ⁽²⁾
1C68	"	AR2 ⁽²⁾
1C6C	"	AR3 ⁽²⁾
1C70	"	AR4 ⁽²⁾
1C74	"	AR5 ⁽²⁾
1C78	"	AR6 ⁽²⁾
1C7C	"	Reserved
1C80	"	CXBNDRY ⁽²⁾
1C84	"	FXBNDRY ⁽²⁾
1C88	"	YDSTLEN ⁽²⁾
1C8C	"	PITCH ⁽²⁾
1C90	"	YDST ⁽²⁾
1C94	"	YDSTORG ⁽²⁾
1C98	"	YTOP ⁽²⁾
1C9C	"	YBOT ⁽²⁾
1CA0	WO ⁽¹⁾	CXLEFT ⁽²⁾
1CA4	"	CXRIGHT ⁽²⁾

Byte Address (mgabase1 +)	Access	Name/Notes
1CA8	"	FXLEFT ⁽²⁾
1CAC	"	FXRIGHT ⁽²⁾
1CB0	,,	XDST ⁽²⁾
1CB4	"	Reserved
1CB8	"	Reserved
1CBC	"	Reserved
1CC0	,,	DR0
1CC4	"	Reserved (DR1)
1CC8	"	DR2
1CCC	"	DR3
1CD0	"	DR4
1CD4	"	Reserved (DR5)
1CD8	"	DR6
1CDC	"	DR7
1CE0	"	DR8
1CE4	"	Reserved (DR9)
1CE8	"	DR10
1CEC	"	DR11
1CF0	,,	DR12
1CF4	"	Reserved (DR13)
1CF8	"	DR14
1CFC	"	DR15
1D00-1DFF	"	Same register mapping as the 1C00- 1CFC range ⁽³⁾
1E00-1E0F		Reserved
1E10-1E13	RO	FIFOSTATUS
1E14-1E17	RO	Status
1E18-1E1B	WO	ICLEAR
1E1C-1E1F	R/W	IEN
1E20-1E23	RO	VCOUNT
1E24-1E2F		Reserved
1E30-1E33	R/W	Reserved
1E34-1E37	R/W	Reserved
1E38-1E3B	R/W	Reserved
1E3C-1E3F	R/W	Reserved
1E40-1E43	R/W	Reset
1E44-1E53		Reserved
1E54-1E57	R/W	OPMODE
1E58-1E7F		Reserved
1E80-1EBF	W	Reserved
1EE0-1EFF		Reserved
1F00 - 1FBF		Reserved

 Table 3-4: Register Mapping (Part 2 of 3)
 Part 2 of 3)

Byte Address (mgabase1 +)	Access	Name/Notes
1FC0	R/W	Attribute register index
	W	Attribute register
1FC1	R	Attribute register
	W	Reserved
1FC2	W	Miscellaneous output register
	R	Input status register 0
1FC3	R/W	Reserved
1FC4	R/W	Sequencer register index
1FC5	R/W	Sequencer register
1FC6	R/W	Reserved
1FC7	R	RAMDAC state register
	W	Reserved
1FC8	R/W	"
1FC9	R/W	"
1FCA	R	Feature control register
	W	Reserved
1FCB		Reserved
1FCC	R	Miscellaneous output register
	W	Reserved
1FCD		Reserved
1FCE	R/W	Graphic controller register index
1FCF	R/W	Graphic controller register
1FD0		Reserved
1FD1		Reserved
1FD2		* *
1FD3		* *
1FD4	R/W	CRTC register index
1FD5	R/W	CRTC register
1FD6		Reserved
1FD7		"
1FD8		,,
1FD9		"
1FDA	R	Input status register 1
1FDA	W	Feature control register
1FDB		Reserved
1FDC		,,
1FDD		"
1FDE	R/W	CRTC extension register index
1FDF	R/W	CRTC extension register
1FC0 - 1FFF		Reserved

 Table 3-4: Register Mapping (Part 3 of 3)
 Part 3 of 3)

⁽¹⁾ The drawing registers (1C00 to 1DFF) are all write only. Reading will give zeros.

- ⁽²⁾ Since the address processor can become idle before the data processor, we recommended that you initialize these registers first, in order to take advantage of this idle time.
- ⁽³⁾ When a register is accessed in this range, this instructs the drawing engine to start a drawing cycle.

Note: For the values in Table 3-4, reserved locations should not be accessed. Writing to reserved locations may affect other registers. Reading from reserved locations will return unknown data.

3.2.4 I/O Space Mapping

 Table 3-5: I/O Space Mapping (Part 1 of 2)
 Part 1

$Address^{(1)}$	Access	Name/Notes
3B0		NOT decoded
3B1		NOT decoded
3B2		NOT decoded
3B3		NOT decoded
3B4	R/W	CRTC register index ⁽²⁾
3B5	R/W	CRTC register ⁽²⁾
3B6		NOT decoded ⁽²⁾⁽³⁾
3B7		NOT decoded ⁽²⁾⁽³⁾
3B8		NOT decoded
3B9		NOT decoded
3BA	R	Input status register 1 ⁽²⁾
	W	Feature control register ⁽²⁾
3BB		NOT decoded ⁽²⁾⁽³⁾
3BC		NOT decoded
3BD		NOT decoded
3BE		NOT decoded
3BF		NOT decoded
3C0	R/W	Attribute register index
	W	Attribute register
3C1	R	Attribute register
	W	Reserved decoded
3C2	W	Miscellaneous output register
	R	Input status register 0
3C3		NOT decoded ⁽³⁾
3C4	R/W	Sequencer register index
3C5	R/W	Sequencer register
3C6	R/W	RAMDAC Display mask register
3C7	R	RAMDAC state register
	W	RAMDAC address register for LUT read
3C8	R/W	RAMDAC address register for LUT write
3C9	R/W	RAMDAC pixel data register
3CA	R	Feature control register
	W	Reserved decoded
3CB		Reserved NOT decoded ⁽³⁾
3CC	R	Miscellaneous output register
	W	Reserved decoded
3CD		Reserved NOT decoded ⁽³⁾
3CE	R/W	Graphic controller register index
3CF	R/W	Graphic controller register
3D0		NOT decoded
3D1		NOT decoded

$Address^{(1)}$	Access	Name/Notes
3D2		NOT decoded
3D3		NOT decoded
3D4	R/W	CRTC register index ⁽⁴⁾
3D5	R/W	CRTC register ⁽⁴⁾
3D6		NOT decoded ⁽³⁾⁽⁴⁾
3D7		NOT decoded ⁽³⁾⁽⁴⁾
3D8		NOT decoded
3D9		NOT decoded
3DA	R	Input status register 1 ⁽⁴⁾
3DA	W	Feature control register ⁽⁴⁾
3DB		NOT decoded ⁽³⁾⁽⁴⁾
3DC		NOT decoded
3DD		NOT decoded
3DE	R/W	CRTC extension register index
3DF	R/W	CRTC extension register

Table 3-5: I/O Space Mapping (Part 2 of 2)

⁽¹⁾ I/O space accesses are decoded only if VGA emulation is active (see the **OPTION** configuration register) and **iospace** = 1 (see the **DEVCTRL** configuration register).

⁽²⁾ VGA **MISC**<0> register (**ioaddsel** field) is '0' (monochrome emulation).

⁽³⁾ Word or dword accesses to these specific reserved locations will be decoded. (The PCI convention states that I/O space should only be accessed in bytes, and that a bridge will not perform byte packing.)

⁽⁴⁾ **MISC**<0> (ioaddsel) is '1' (color emulation).

3.3 VGA Register Index Summary

Register Name	Mnemonic	Index
Sequencer registers:	SEQ	seqx
Sequencer Register Index	SEQX	
Reset	SEQ0	00h
Clocking Mode	SEQ1	01h
Map Mask	SEQ2	02h
Character Map Select	SEQ3	03h
Memory Mode	SEQ4	04h
Reserved		05h - 07h
CRTC registers:	CRTC	crtcx
CRTC register index	CRTCX	
Horizontal Total	CRTC0	00h
Horizontal Display Enable End	CRTC1	01h
Start Horizontal Blanking	CRTC2	02h
End Horizontal Blanking	CRTC3	03h
Start Horizontal Retrace Pulse	CRTC4	04h
End Horizontal Retrace	CRTC5	05h
Vertical Total	CRTC6	06h
Overflow	CRTC7	07h
Preset Row Scan	CRTC8	08h
Maximum Scan Line	CRTC9	09h
Cursor Start	CRTCA	0Ah
Cursor End	CRTCB	0Bh
Start Address High	CRTCC	0Ch
Start Address Low	CRTCD	0Dh
Cursor Location High	CRTCE	0Eh
Cursor Location Low	CRTCF	0Fh
Vertical Retrace Start	CRTC10	10h
Vertical Retrace End	CRTC11	11h
Vertical Display Enable End	CRTC12	12h
Offset	CRTC13	13h
Underline Location	CRTC14	14h
Start Vertical Blank	CRTC15	15h
End Vertical Blank	CRTC16	16h
CRTC Mode Control	CRTC17	17h
Line Compare	CRTC18	18h
Reserved read as 0		19h - 21h
CPU Read Latch	CRTC22	22h
Reserved read as 0		23h
Attributes address/data select	CRTC24	24h
Reserved read as 0		25h
Attributes address	CRTC26	26h
Reserved read as 0		27h

Table 3-6: VGA Indices (Part 1 of 2)

Register Name	Mnemonic	Index
Reserved read as 0		28h - 3Fh
Attribute Controller registers:	ATTR	attrx
Attribute Controller Index	ATTRX	
Palette entry 0	ATTR0	00h
Palette entry 1	ATTR1	01h
Palette entry 2	ATTR2	02h
Palette entry 3	ATTR3	03h
Palette entry 4	ATTR4	04h
Palette entry 5	ATTR5	05h
Palette entry 6	ATTR6	06h
Palette entry 7	ATTR7	07h
Palette entry 8	ATTR8	08h
Palette entry 9	ATTR9	09h
Palette entry A	ATTRA	0Ah
Palette entry B	ATTRB	0Bh
Palette entry C	ATTRC	0Ch
Palette entry D	ATTRD	0Dh
Palette entry E	ATTRE	0Eh
Palette entry F	ATTRF	0Fh
Attribute Mode Control	ATTR10	10h
Overscan Color	ATTR11	11h
Color Plane Enable	ATTR12	12h
Horizontal Pel Panning	ATTR13	13h
Color Select	ATTR14	14h
Reserved		15h - 1Fh
Graphic Controller registers:	GCTL	gctlx
Graphic Controller Index	GCTLX	
Set/Reset	GCTL0	00h
Enable Set/Reset	GCTL1	01h
Color Compare	GCTL2	02h
Data Rotate	GCTL3	03h
Read Map Select	GCTL4	04h
Graphic Mode	GCTL5	05h
Miscellaneous	GCTL6	06h
Color Don't Care	GCTL7	07h
Bit Mask	GCTL8	08h
Reserved		09h - 0Fh
General registers	1	
Miscellaneous Output register	MISC	
Feature Control register	FEAT	
Input Status register 0	INSTS0-	
Input Status register 1		STS1
DAC Status	DA	CSTAT

Table 3-6: VGA Indices (Part 2 of 2)



Chapter 4: Register Descriptions This chapter includes:


Power Graphic Mode Register Descriptions	. 4-2
Power Graphic Mode	
Configuration Space Registers	. 4-2
Power Graphic Mode	
Memory Space Registers	4-16
VGA Mode Register Descriptions	4-79

Note: The registers in this chapter are arranged in alphabetical order within each section.

4.1 **Power Graphic Mode Register Descriptions**

4.1.1 Power Graphic Mode Configuration Space Registers

Power Graphic mode register descriptions contain a (double-underlined) main header which indicates the register's mnemonic abbreviation and full name. Below the main header, the configuration space address (30h, for example), attributes, and reset value for the register are provided. Next, an illustration identifies the bit fields, which are then described in detail underneath. The reserved fields are underscored by black bars, and all other fields are delimited by alternating white and gray bars.



Memory Address

The addresses of all the Power Graphic mode registers are provided in Chapter 3. Note: CS indicates that the address lies within the configuration space.

Attributes

The Power Graphic mode configuration space register attributes are:

• RO	There are no writable bits.
• R/W:	The state of the written bits can be read.
• BYTE:	8-bit access to the register is possible.
• WORD:	16-bit access to the register is possible.
• DWORD:	32-bit access to the register is possible.
• STATIC:	The contents of the register will not change during an operation.

Reset Value

Most bits are reset on hard reset. Some bits are also reset on soft reset, and they are underlined when they appear in the register description headers.

- 000X 0000 h (h = Hexadecimal, X = undefined)
- S = bit's reset value is affected by a strap setting.

Class Code	9	CLASS
Address	08h (CS)	
Attributes	RO, BYTE/WORD/DWORD, STATIC	
Reset Value		
	class	revision
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
revision <7:0>	Holds the current chip revision (01h).	
class <31:8>	Identifies the generic function of the device and a specific reginterface as per the PCI specification. Two values can be read the vgaboot strap, which is sampled on hard reset.	

vgaboot strap	Value	Meaning
0	038000h	Non-Super VGA display controller
1	030000h	Super VGA compatible controller

The sampled state of the vgaboot strap (pin MDQ<5>) can be read through this register.

DEVCTRL	De	vice Control
Address	04h (CS)	
Attributes	R/W, BYTE/WORD/DWORD, STATIC	
Reset Value	0000 0010 1000 0000 0000 0000 1000 0000 b	
detparerr sigsyserr Reserved sigtargab	sigrargao devseltim Reserved fastbackcap penable vaitcycle resparerr	Reserved specialcycle busmaster memspace iospace
31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0
iospace R/W <0>	 I/O space. Controls device response to I/O SPACE accesses (VGA reg 0: disable the device response 1: enable the device response 	
memspace R/W <1>	Memory space. Controls device response to memory accesses (EPRON buffer, MGA control aperture and MGA direct access aperture).	A, VGA frame
	0: disable the device response1: enable the device response	
busmaster RO <2>	The hard coded '0' indicates that the MGA is not a PCI master. Writin	g has no effect.
specialcycle RO <3>	The hard coded '0' indicates that the MGA will not respond to a specia	al cycle.
vgasnoop R/W <5>	Controls how the chip handles I/O accesses to the VGA RAMDAC loc The vgasnoop field is only used when vgaioen (see OPTION on page	
	 '0': The chip will reply to read and write accesses at VGA locations 2 and 3C9. '1': The chip will snoop writes to VGA RAMDAC locations. It will a PTRDY/, PSTOP/, and PDEVSEL/, but will internally decode the access the on-board RAMDAC. In situations where the chip is not ready to a it will acknowledge the cycle by asserting PDEVSEL/, and force a reasserting PSTOP/. Read accesses to VGA RAMDAC locations are no vgasnoop. 	not assert cess and program snoop the access, try cycle by
resparerr RO <6>	The hard coded '0' indicates that the MGA will not detect and signal p (MGA does generate parity information as per the PCI specification re ing has no effect.	•
waitcycle RO <7>	This bit reads as '1', indicating that continuous address/data stepping i read access (stepping lasts one pclk). Writing has no effect.	s performed for
SERRenable RO <8>	This hard coded '0' indicates that MGA does not generate SERR interr no effect.	upts. Writing has
fastbackcap RO <23>	The hard coded '1' indicates that the MGA supports fast back-to-back t part of the transaction targets a different agent. Writing has no effect.	ransactions when

Device Co	ntrol DEVCTRL
devseltim RO <26:25>	Device select timing. Specifies the timing of devsel. It is read as '01'.
sigtargab RO <27>	MGA never signals a target abort. This bit read as '0' and writing has no effect.
sigsyserr RO <30>	MGA does not assert SERR/. Writing has no effect. Reading will give 0's.
detparerr RO <31>	MGA does not detect parity errors. Writing has no effect. Reading will give 0's.
Reserved:	<4> <22:9> <24> <29:28>

Reserved. Writing to these fields has no effect. Reading will give 0's.

DEVID		Device Identification												
Address	00h (CS)													
Attributes	RO, BYTE/WORD/DWORD, STA	ATIC												
Reset Value	0000 0101 0001 1001 0001 0000 0010 1011 ь													
	device	vendor												
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
vendor <15:0>	This field contains the Matrox manufac	cturer identifier for PCI: 102Bh.												
device <31:16>	This field contains the Matrox device is	dentifier for this product: 0519h.												

Header		HEADER
Address	0Ch (CS)	
Attributes	RO, BYTE/WORD/DWORD, STATIC	
Reset Value	0000 0000 0000 0000 0000 0000 0000 b	
Reserve	ed header Reserved	
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	4 3 2 1 0
header <23:16>	This field specifies the layout of bytes 10h through 3Fh in the configurate also indicates that the current device is a single function device. This field	•
Reserved:	<15:0> <31:24>	

Reserved. Writing to these fields has no effect. Reading will give 0's.

INTCTRL

Interrupt Control

Address	3Ch (CS)
Attributes	R/W, BYTE/WORD/DWORD, STATIC
Reset Value	0000 0000 0000 0000 0000 0001 1111 111

Reserved										intpin								intline													
	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

intline Interrupt line routing. The field is read/writable and reset to FFh upon hard reset. It is up to the configuration program to determine which interrupt level is tied to the MGA interrupt line and program the intline field accordingly (Note: the value 'FF' indicates either 'unknown' or 'no connection').

intpinRO <15:8>Selected interrupt pins. Read as 1h to indicate that one PCI interrupt line is used (PCI specifies that if there is one interrupt line, it must be connected to the PINTA/ signal).

Reserved Reserved. Writing to these fields has no effect. Reading will give 0's.

<31:16>

MGA Indirect Access Data MGA_DA								
Address	48h (CS)							
Attributes	R/W, BYTE/WORD/DWORD, STATIC							
Reset Value	None							

															d	ata															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										or	wri	te d	lata	at	the	cor	ntro	l re	gis	ter	add	res	s pr	ovi	ded	l by	M	GA.	_IN	DE	X .
	 data <31:0> Data. Will read or write data at the control register address provided by MGA_INDEX Note: It is possible that an access to the data field will not be responded to when the memspace field of DEVCTRL is set to 0. 												e																		

The **MGA_INDEX** and **MGA_DATA** registers cannot be used in Pseudo DMA mode (see page 5-16).

MGA_INDEX

MGA Indirect Access Index

Address	44h (CS)
Attributes	R/W, BYTE/WORD/DWORD, STATIC
Reset Value	0000 0000 0000 0000 0000 0000 0000 b

Reserved

index

I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

index	Dword index. Used to reach any of the registers that are mapped into the MGA control
<13:2>	aperture through the configuration space. This mechanism should be used for initializa-
	tion purposes only, since it is inefficient. This 'back door' access to the control register
	can be useful when the control aperture cannot be mapped below the 1 Mbyte limit of
	the real mode of an x86 processor (during BIOS execution, for example).

<31:14>

Reserved Reserved. Writing to this field has no effect. Reading will return unreliable results.

<1:0>

The **MGA_INDEX** and **MGA_DATA** registers cannot be used in Pseudo DMA mode (see page 5-16).

MGA Cont	rol Aperture Base Address		MGABASE1
Address	10h (CS)		
Attributes	R/W, BYTE/WORD/DWORD, STATIC		
Reset Value	0000 0000 0000 0000 0000 0000 0000 000	00 b	
			σ
			prefetchable type memspaceind
			prefetchable type memspacein
			efet oe
	mgabase1	Reserved	prefé type mem
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	2 11 10 9 8 7 6	5 4 3 2 1 0
memspace-	The hard coded '0' indicates that the map is in	the memory space.	
ind RO <0>			
type RO <2:1>	The hard coded '00'instructs the configuration within the 32-bit address space.	program to locate the	aperture anywhere
prefetchable	The hard coded '0' indicates that this space can	not be prefetchable	
RO <3>	The hard coded of indicates that this space can	niot de prefetendoie.	
Reserved	Reserved. Writing to this field has no effect. Re	eading will give 0's.	
<13:4>			
mgabase1 <31:14>	Specifies the base address of the MGA memory trol aperture).	mapped control regis	ters (16 Kbyte con-
	In situations where the MGA control aperture of and/or the ROM aperture, the following precedent est to lowest:	*	*
	1. BIOS EPROM (highest prec	cedence)	
	2. MGA control aperture		
	3. VGA frame buffer aperture4. MGA frame buffer aperture	(lowest precedence)	
	T. MOA name build aperture	(iowest precedence)	

MGABASE2

MGA frame buffer aperture address

Address	14h (CS)
Attributes	R/W, BYTE/WORD/DWORD, STATIC
Reset Value	0000 0000 0000 0000 0000 0000 0000 1000 b

mgabase2	Reserved					prefetchable	type	memspaceind
31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10	98	7	6	5 4	3	2 1	0

memspace- The hard coded '0' indicates that the map is in the memory space.

- ind RO <0>
- **type** The hard coded '00' instructs the configuration program to locate the aperture anywhere **RO <2:1>** within the 32-bit address space.
- prefetchable
RO <3>The hard coded '1' indicates that this space can be prefetchable (better system perfor-
mance can be achieved when the bridge enables prefetching into that range).
- **Reserved** Reserved. Writing to this field has no effect. Reading will give 0's. **<22:4>**

mgabase2 Specifies the PCI start address of the 8 Mbytes of MGA memory space in the PCI map.

<31:23> In situations where the MGA control aperture overlaps the MGA frame buffer aperture and/or the ROM aperture, the following precedence order will be used, listed from highest to lowest:

- 1. BIOS EPROM (highest precedence)
- 2. MGA control aperture
- 3. VGA frame buffer aperture
- 4. MGA frame buffer aperture (lowest precedence)

When **mgamode** = 0 (**CRTCEXT3**<7>), the full frame buffer aperture is not available.

Option	OPT	ION
Address	40h (CS)	
Attributes	R/W, BYTE/WORD/DWORD, STATIC	
Reset Value	0S0S SSSS 0000 0000 0000 000S 0000 0000 b	
	oduct id partial partia partia partial	1 0
		1 0
vgaioen <8>	VGA I/O map enable.	
	vgaioen Status	
	$0 \qquad \begin{array}{c} VGA \text{ I/O locations are not decoded} \\ (hard reset mode if vgaboot = 0) \end{array}$	
	VGA I/O locations are decoded	
	$\frac{1}{(hard reset mode if vgaboot = 1)}$	
	On hard reset, the sampled vgaboot strap will replace the vgaioen value.	
	Note that the MGA control registers and MGA frame buffer map are always enabl all modes.	ed for
interleave <12>	Enable memory interleave mode. This bit is used to configure the memory in inter- mode. Non-interleave mode must be selected with a 32-bit RAMDAC. Non-interl mode can also be used with a 64-bit RAMDAC when only the first 2 MBytes are u displayable memory. When 4 or 8 MBytes are used with a 64-bit RAMDAC, inter- mode must be selected.	eave sed as
	This field must be set to zero for VGA mode operation (mgamode $= 0$).	
rfhcnt <19:16>	Refresh counter. Defines the rate of the MGA-2064W's memory refresh. The mer controller will acknowledge the refresh request when a page break is detected dur drawing operation, when a data transfer has been completed, or when the controll- idle. Page mode cycles and coprocessor acknowledges will not be interrupted by a refresh request unless a second request is queued (in that case, the refresh request h highest priority after the data transfer request).	ing a er is a
	Program (round the fraction to the nearest integer):	
	rfhcnt = (ram refresh period us * gclk_frequency Mhz / gscaling_factor / 128	8) - 1
	The gscaling_factor is tied to the value of nogscale , as shown below:	
	nogscalegscaling_factor0411	
	For a typical 50Mhz system, a value of 12 is programmed in rfhcnt :	
	rfhcnt = (33.2 us * 50 Mhz / 1 / 128) - 1	

OPTION	Option
	During the reset period, the refresh request is continuously forced to its inactive state so that no RAM activity will occur. By maintaining the reset low for 200 us, a proper RAM initialization will occur (valid for power up or after an invalid RAM operation).
	• Note that when rfhcnt = 0, the minimum frequency is 4 Mhz (when nogscale = 1), and 16 Mhz (when nogscale = 0).
eepromwt <20>	EEPROM write enable. When set to 1, a write access to the BIOS EPROM aperture will program that location. When set to 0, write access to the BIOS EPROM aperture has no effect.
nogscale <21>	Graphic clock pre-scaler. When set to 0, the gclk signal is divided by 4 internally, and when set to 1, gclk is not divided. The gclk divider could be used when the PLL is not able to lower the gclk enough to achieve power-down mode.
productid	Product ID bits. Sampled state of the MDQ<4:0> pin after a hard reset.
RO <28:24>	These bits are available to help board designers encode their product options so that the software and diagnostics can know which options are installed. (This field could encode the amount of memory and the RAMDAC type, if a writable ROM is present, and so on). These bits do not control hardware within the chip.
noretry<29>	Retry disable. This field disables retries by the MGA-2064W under certain specific con- ditions, in order to address a problem with a certain PCI chipset.
	 0: This bit should be set to '0', unless you experience problems with retries. 1: When set to '1', retries are disabled during the initial data phase of any transfer to the MGA-2064W. Set this bit to '1' if you experience problems with retries.
biosen	BIOS enable.
R/W<30>	 0: The ROMBASE space is automatically disabled. 1: The ROMBASE space is enabled - rombase must be correctly initialized since it contains unpredictable data.
powerpc	Power PC mode.
<31>	 O: No special swapping is performed. The host processor is assumed to be of little endian type. 1: Enables byte swapping for the memory range mgabase1 + 1C00 to mgabase1 + 1EFF. This swapping allows a big endian processor to access the information in the same manner as a little endian processor.
Reserved:	<23:22> <15:13> <11:9> <7:0>
	Reserved. Writing to these fields has no effect. Reading will give 0's.

Reserved. Writing to these fields has no effect. Reading will give 0's.

ROM Base	Address		ROMBASE
Address	30h (CS	5)	
Attributes	R/W, B	YTE/WORD/	DWORD, STATIC
Reset Value	0000 00	000 0000 0000	0 0000 0000 0000 0000 b
			_
			Reserved
	rombas	5e	Reserved 2
31 30 29 28 27	26 25 24 23	22 21 20 19	18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
romen <0>	biosen field erboard imp	d. This allows lementation w	an assume different attributes, depending on the contents of the s booting with or without the BIOS EPROM (typically, a moth- vill boot the MGA without the BIOS, while an add-on adapter he BIOS EPROM).
		1	R/W
Reserved <15:1>	Reserved. W	Vriting to this	field has no effect. Reading will give 0's.
rombase <31:16>		-	ifies the base address of the EPROM. This field can assume ading on the contents of biosen .
		biosen	rombase attribute
		0	RO (read as 0)
		1	R/W
	Note: the ex	act size of the	e EPROM used is application-specific (could be 32K or 64K).
			GA control aperture overlaps the MGA frame buffer aperture the following precedence order will be used listed from high-

and/or the ROM aperture, the following precedence order will be used, listed from highest to lowest:

- 1. BIOS EPROM (highest precedence)
- 2. MGA control aperture
- 3. VGA frame buffer aperture
- 4. MGA frame buffer aperture (lowest precedence)

Even if MGA supports only an 8-bit-wide EPROM, this does not constitute a system performance limitation, since the PCI specification requires the configuration software to move the EPROM contents into shadow memory and execute the code at that location.

The sampled state of the biosen strap (pin MDQ<6>) can be determined by doing a write test to this register.

4.1.2 Power Graphic Mode Memory Space Registers

Power Graphic mode register descriptions contain a (double-underlined) main header which indicates the register's mnemonic abbreviation and full name. Below the main header, the memory address (1C00h, for example), attributes, and reset value for the register are provided. Next, an illustration identifies the bit fields, which are then described in detail underneath. The reserved fields are underscored by black bars, and all other fields are delimited by alternating white and gray bars.

Sample Po	wer Graphic M	ode Memory Space Re	gister	SAMPLE_PG	
Address	<value></value>				
Attributes	R/W		\mathbf{k}	X	
Reset Value	<value></value>			Main header	
	d2			Underscore bar	
Reserved	field3	fic	eld1 🗡		
31 30 29 28 27	26 25 24 23 22 2 ²	20 19 18 17 16 15 14 13 12	11 10 9 8 7 6	5 4 3 2 1 0	
field1 <22:0>	Field 1. Detailed description of the field1 field of the SAMPLE_PG register, which comprises bits 22 to 0. <i>Note the font and case changes which indicate a register or field in the text.</i>				
field2<23>	Field 2. Detailed description of field2 in SAMPLE_PG , which is bit 23.				
field3 <26:24>	Field 3. Detailed of comprises bits 26	description of the field3 field o to 24.	f the SAMPLE_PC	G register, which	
Reserved <31:27>		g to this field has no effect. When ey are grouped together at the e	U		

Memory Address

The addresses of all the Power Graphic mode registers are provided in Chapter 3. MEM: The address lies in the memory space, IO: The address lies in the I/O space.

Attributes

The Power Graphic mode attributes are:

• RO	There are no writable bits.
• WO:	The state of the written bits cannot be read.
• R/W:	The state of the written bits can be read.
• BYTE:	8-bit access to the register is possible.
• WORD:	16-bit access to the register is possible.
• DWORD:	32-bit access to the register is possible.
• STATIC:	The contents of the register will not change during an operation.
• DYNAMIC:	The contents of the register might change during an operation.
• FIFO:	Data written to this register will pass through the BFIFO.

Reset Value

Most bits are reset on hard reset. Some bits are also reset on soft reset, and they are underlined when they appear in the register description headers.

- 000X 0000 h (h = Hexadecimal, X = undefined)
- 0000 0000 0X00 0000 0000 0000 b (b = Binary, $\underline{00}$ = reset on soft and hard reset; see above)
- S = bit's reset value is affected by a strap setting.

Address	mgabase1 + 1C60h (MEM)	
Attributes	WO, FIFO, DYNAMIC, DWO	RD
Reset Value	Unknown	
	Reserved	ar0
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	e	the DWGCTL register's arzero bit = 1 will produce at a '0' has been written to arzero prior to accessing
ar0 <17:0>	 For AUTOLINE, this register hold ister on page 4-68. For LINE, it holds 2 x 'b'. For a filled trapezoid, it holds 'dY For a BLIT, ar0 holds the line end 	
Reserved <31:18>	Reserved. Writing to this field has n	no effect.

AR1

Multi-Purpose Address 1

Addressmgabase1 + 1C64h (MEM)AttributesWO, FIFO, DYNAMIC, DWORDReset ValueUnknown

Reserved

ar1

																					-										
						-																-	-		-	_		-	-		-
21	30	20	28	27	26	25	21	23	22	21	20	10	12	17	16	15	1/	12	12	11	10	0	Q	7	6	5		2	2	1	\cap
31	30	23	20	21	20	20	24	23	<u> </u>	Z I	20	19	10	11	10	10	14	13	12		10	9	0	1	0	5	4	3	~		0

Note: Writing to this register when the **DWGCTL** register's **arzero** bit = 1 will produce unpredictable results. Make sure that a '0' has been written to **arzero** prior to accessing **AR1**.

ar1 Address register 1. The ar1 field is a 24-bit signed value in two's complement notation.<23:0> This register is also loaded when ar3 is accessed.

- For LINE, it holds the error term (initially 2 x 'b' 'a' -[sdy]).
- This register does not need to be loaded for AUTOLINE.
- For a filled trapezoid, it holds the error term in two's complement notation; initially:

'errl' = [**sdxl**] ? 'dXl' + 'dYl' - 1 : - 'dXl'

- For a BLIT, **ar1** holds the line start source address (in pixels). Because the start source address is also required by **ar3**, and because **ar1** is loaded when writing **ar3** this register doesn't need to be explicitly initialized.
- In the ILOAD_SCALE and ILOAD_FILTER algorithms, **ar1** contains the destination starting address (in pixels) minus one line. Because the same value is also required by **ar3** and because **ar1** is loaded when writing **ar3**, this register doesn't need to be explicitly initialized.

Reserved Reserved. Writing to this field has no effect. **<31:24>**

Attributes	WO, FIFO, DYNAN	AIC, DWORD	
Reset Value	Unknown		
	Reserved		ar2
31 30 29 28 27	26 25 24 23 22 21 20 19	18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
	U U	0	ster's arzero bit = 1 will produce itten to arzero prior to accessing
ar2	Address register 2. The a	ar2 field is an 18-bit signed val	lue in two's complement notation.
<17:0>	• For AUTOLINE, this resister on page 4-68.	egister holds the y end address	s (in pixels). See the XYEND reg-
		minor axis error increment (ini	•
	• For a filled trapezoid, it	t holds the minor axis increme	nt $(- dXl)$.
	• For ILOAD_SCALE, it the x axis. (dXsrc)	t holds the error increment wh	ich is the source dimension for
	• For ILOAD_FILTER, i	t holds the error increment wh e x axis. (2 * dXsrc - 1)	ich is the source dimension after
	This register is not used	for BLIT operations.	
Reserved <31:18>	Reserved. Writing to this	s field has no effect.	

Multi-Purpose Address 2

Address	mgabase1 + 1C68h (MEM)
Attributes	WO, FIFO, DYNAMIC, DWORD
Reset Value	Unknown

ess	mgabase1 + 1C68h (MEM)	

AR3		Multi-Purpose Address 3						
Address	mgabase1 + 1C6C	h (MEM)						
Attributes	WO, FIFO, DYNAI	MIC, DWORD						
Reset Value	Unknown							
Reserved	spage	ar3						
31 30 29 28 27	26 25 24 23 22 21 20 19	0 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0						
		ister when the DWGCTL register's arzero bit = 1 will produce ake sure that a '0' has been written to arzero prior to accessing						
ar3 <23:0>	Address register 3. The a or a 24-bit unsigned value	ar3 field is a 24-bit signed value in two's complement notation ie.						
	 This register is not use In the two-operand Blit (in pixels). This value current address is alwa In the ILOAD_SCALE current address (in pixel) 	This register is used during AUTOLINE, but does not need to be initialized. This register is not used for LINE without auto initialization, nor is it used by TRAP. In the two-operand Blit algorithms and ILOAD ar3 contains the source current address (in pixels). This value must be initialized as the starting address for a Blit. The source current address is always linear. In the ILOAD_SCALE and ILOAD_FILTER algorithms, ar3 contains the destination current address (in pixels) minus one line. This value must be initialized as the destina- tion starting address minus one line.						
spage <25:24>		as an extension to ar3 in order to generate a 26-bit source or pat- They are not modified by ALU operations.						
	In BLIT operations, the	spage field is only used with monochrome source data.						
	The spage field is not u	sed for TRAP, LINE or AUTOLINE operations.						
Reserved <31:26>	Reserved. Writing to thi	s field has no effect.						

Attributes	WO, FIFO, DYNAMIC	, DWORD							
Reset Value	Unknown								
	Reserved		ar4						
31 30 29 28 27	26 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0						
	0 0	Ũ	ster's arzero bit = 1 will produce itten to arzero prior to accessing						
ar4	Address register 4. The ar4 field is an 18-bit signed value in two's complement notation.								
<17:0>	• For TRAP, it holds the erro	r term. Initially:							
	errr' = [sdxr] ? dXr' + dYr' - 1 : -dXr'								
 This register is used during AUTOLINE, but doesn't need to be initialized. This register is not used for LINE or BLIT operations. For the ILOAD_SCALE and ILOAD_FILTER, it holds the error term, but it doesn need to be initialized. 									
Reserved <31:18>	Reserved. Writing to this field	d has no effect.							

Multi-Purpose Address 4

Address	mgabase1 + 1C70h (MEM)
Attributes	WO, FIFO, DYNAMIC, DWORD
Reset Value	Unknown

AR5		Multi-Purpose Address 5
Address Attributes Reset Value	mgabase1 + 1C74h (MEM WO, FIFO, DYNAMIC, DY Unknown	
Reset value	Reserved	ar5
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	<u> </u>	then the DWGCTL register's arzero bit = 1 will produce that a '0' has been written to arzero prior to accessing
ar5 <17:0>	 At the beginning of AUTOLIN XYSTRT register on page 4-69 the x end, so it is not necessary This register is not used for LI For TRAP, it holds the minor a In BLIT algorithms, ar5 holds 	the pitch (in pixels) of the source operand. A negative ource is scanned from bottom to top while a positive

Reserved Reserved. Writing to this field has no effect.

Attributes	WO, FIFO, DYNAMIC, DWOR	D
Reset Value		
	Reserved	ar6
31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 1	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		e DWGCTL register's arzero bit = 1 will produce a '0' has been written to arzero prior to accessing
ar6 <17:0>	Address register 6. This field is an 18 is sign extended to 24 bits before bei	B-bit signed value in two's complement notation. It ng used by the ALU.
	 XYSTRT register on page 4-69. Du with the signed y displacement. At the y end, so it is not necessary to r This register is not used for LINE v For TRAP, it holds the major axis in For ILOAD_SCALE, it holds the expixels) minus the destination dimer must be less than or equal to zero. For ILOAD_FILTER, it holds the expinence of the second se	acrement ('dYr'). rror increment which is the source dimension (in sion for the x axis. (dXsrc - dXdst) Note that ar6 rror increment which is the source dimension (in sion for the x axis. (2 * dXsrc - 1 - dXdst) Note that
	This register is not used for BLIT or	IDUMP operations.
Reserved <31:18>	Reserved. Writing to this field has no	effect.

Multi-Purpose Address 6

mgabase1 + 1C78h (MEM)

Address

MGA-2064W Specification

BCOL

Background Color

Addressmgabase1 + 1C20h (MEM)AttributesWO, FIFO, STATIC, DWORDReset ValueUnknown

backcol

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

backcol Background color. The backcol field is used by the color expansion module to generate the source pixels when the background is selected.

- In 8 and 16 bits/pixel configurations, all bits in **backcol**<31:0> are used, so the color information must be replicated on all bytes.
- In 24 bits/pixel, when not in block mode, **backcol**<31:24> is not used.
- In 24 bits/pixel, when in block mode, all **backcol** bits are used.

Refer to 'Pixel Format' on page 5-11 for the the definition of the slice in each mode.

Clipper X Boundary		
Address	mgabase1 + 1C80h (MEM)	
Attributes	WO, FIFO, STATIC, DWORD	
Reset Value	Unknown	

Reserved	cxright	Reserved	cxleft
31 30 29 28 21	7 26 25 24 23 22 21 20 19 18 17	['] 16 15 14 13 12 11 10	0 9 8 7 6 5 4 3 2 1 0
	The CXBNDRY register is not a the CXRIGHT and CXLEFT reg	1 2 0	s simply an alternate way to load
cxleft <10:0>	Clipper x left boundary. See the	e CXLEFT register on p	bage 4-26.
cxright <26:16>	Clipper x right boundary. See the CXRIGHT register on page 4-27.		
Reserved:	<15:11> <31:27>		

Reserved. Writing to these fields has no effect.

CXBNDRY

CXLEFT

Clipper X Minimum Boundary

Address	mgabase1 + 1CA0h (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown

Reserved

cxleft Clipper x left boundary. The cxleft field contains an unsigned 11-bit value which is interpreted as a positive pixel address and compared with the current xdst (see XDST on page 4-67). The value of xdst must be greater than or equal to cxleft to be inside the drawing window.

Note that since the **cxleft** value is interpreted as positive, any negative **xdst** value is automatically outside the clipping window.

There is no way to disable clipping.

Reserved Reserved. Writing to this field has no effect.

<31:11>

Address	mgabase1 + 1CA4h (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown

Clipper X Maximum Boundary

Reserved

31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
cxright <10:0>	Clipper x right boundary. The cxright field contains an unsigned 11-bit value which is interpreted as a positive pixel address and compared with the current xdst (see XDST on page 4-67). The value of xdst must be less than or equal to cxright to be inside the drawing window.
	There is no way to disable clipping.

Reserved Reserved. Writing to this field has no effect.

<31:11>

CXRIGHT

cxright

DR0

Data ALU 0

Addressmgabase1 + 1CC0h (MEM)AttributesWO, FIFO, DYNAMIC, DWORDReset ValueUnknown

dr0

dr0 Data ALU register 0.

- **<31:0>** For
 - For TRAP with z, the **DR0** register is used to scan the left edge of the trapezoid and must be initialized with its starting z value. In this case, **DR0** is a signed 17.15 value in two's complement notation.
 - For LINE with z, the **DR0** register holds the z value for the current drawn pixel and must be initialized with the starting z value. In this case, **DR0** is a signed 17.15 value in two's complement notation.

Data ALU 2

DR2

Address	mgabase1 + 1CC8h (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown

dr2

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

dr2 Data ALU register 2. <31:0>

- For TRAP with z, the **DR2** register holds the z increment value along the x axis. In this case, **DR2** is a signed 17.15 value in two's complement notation.
- For LINE with z, the **DR2** register holds the z increment value along the major axis. In this case, **DR2** is a signed 17.15 value in two's complement notation.

DR3

Data ALU 3

Address	mgabase1 + 1CCCh (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown

dr3

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

dr3 Data ALU register 3. <31:0>

- For TRAP with z, **DR3** register holds the z increment value along the y axis. In this case, **DR3** is a signed 17.15 value in two's complement notation.
 - For LINE with z, **DR3** register holds the z increment value along the diagonal axis. In this case, **DR3** is a signed 17.15 value in two's complement notation.

Data ALU 4	4 DR4
Address	mgabase1 + 1CD0h (MEM)
Attributes	WO, FIFO, DYNAMIC, DWORD
Reset Value	Unknown
Reserv	ed dr4
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
dr4	Data ALU register 4. This field holds a signed 9.15 value in two's complement notation.
<23:0>	• For TRAP with z, the DR4 register is used to scan the left edge of the trapezoid for the red color (Gouraud shading). This register must be initialized with its starting red color value.
	 For TEXTURE_TRAP, this register is not used, and will be corrupted. For LINE with z, the DR4 register holds the current red color value for the currently drawn pixel. This register must be initialized with the starting red color.
Reserved <31:24>	Reserved. Writing to this field has no effect.

DR6	Data ALU 6
Address	mgabase1 + 1CD8h (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown
Reserv	ved dr6
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
dr6	Data ALU register 6. This field holds a signed 9.15 value in two's complement notation.
<23:0>	 For TRAP with z, the DR6 register holds the red increment value along the x axis. For TEXTURE_TRAP, this register is not used. For LINE with z, the DR6 register holds the red increment value along the major axis.
Reserved	Reserved. Writing to this field has no effect.

<31:24>

Data ALU	7 DR7
Address Attributes	mgabase1 + 1CDCh (MEM)
Reset Value	WO, FIFO, STATIC, DWORD Unknown
Reserv	ved dr7
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
dr7 <23:0>	 Data ALU register 7. This field holds a signed 9.15 value in two's complement notation. For TRAP with z, the DR7 register holds the red increment value along the y axis. For TEXTURE_TRAP, this register is not used. For LINE with z, the DR7 register holds the red increment value along the diagonal axis.
Reserved	Reserved. Writing to this field has no effect.

<31:24>

DR8	Data ALU 8
Address	mgabase1 + 1CE0h (MEM)
Attributes	WO, FIFO, DYNAMIC, DWORD
Reset Value	Unknown
Reserv	red dr8
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
dr8	Data ALU register 8. This field holds a signed 9.15 value in two's complement notation.
<23:0>	• For TRAP with z, the DR8 register is used to scan the left edge of the trapezoid for the green color (Gouraud shading). This register must be initialized with its starting green color value.
	 For TEXTURE_TRAP, this register is not used, but will be corrupted. For LINE with z, the DR8 register holds the current green color value for the currently drawn pixel. This register must be initialized with the starting green color.
Reserved <31:24>	Reserved. Writing to this field has no effect.

Data ALU 1	10 DR10										
Address	mgabase1 + 1CE8h (MEM)										
Attributes	WO, FIFO, STATIC, DWORD										
Reset Value	Unknown										
Reserv	ed dr10										
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
dr10 <23:0>	Data ALU register 10. This field holds a signed 9.15 value in two's complement nota- tion.										
 For TRAP with z, the DR10 register holds the green increment value along the x axis For TEXTURE_TRAP, this register is not used. For LINE with z, the DR10 register holds the green increment value along the major axis. 											
Reserved <31:24>	Reserved. Writing to this field has no effect.										

DR11

Data ALU 11

Address	mgabase1 + 1CECh (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown

Reserved

dr11

31	30 2	29	28	27	26	25	24	23	22	21	20	19 ⁻	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	dr <23		>		Data ALU register 11. This field holds a signed 9.15 value in two's complement nota- tion.																										
					 For TRAP with z, the DR11 register holds the green increment value along the y axis For TEXTURE_TRAP, this register is not used. For LINE with z, the DR11 register holds the green increment value along the diagona axis. 																										
	ese <31:				Re	esei	vec	1. W	riti	ng	to tl	nis f	ïel	d h	as r	io e	effe	ct.													

Data ALU ²	12 DR12											
Address	mgabase1 + 1CF0h (MEM)											
Attributes	WO, FIFO, DYNAMIC, DWORD											
Reset Value	Unknown											
Reserv	ved dr12											
31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
dr12 <23:0>	Data ALU register 12. This field holds a signed 9.15 value in two's complement nota- tion.											
	• For TRAP with z, the DR12 register is used to scan the left edge of the trapezoid for the blue color (Gouraud shading). This register must be initialized with its starting blu color value.											
 For TEXTURE_TRAP, this register is not used, but will be corrupted. For LINE with z, the DR12 register holds the blue color value for the currently drawn pixel. This register must be initialized with the starting blue color. 												
Reserved	Reserved. Writing to this field has no effect.											

<31:24>

DR14

Data ALU 14

Address	mgabase1 + 1CF8h (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown

Reserved

dr14

31	30	29	28	27	26	25	24	23	22	21	20	19 1	8 1	7 16	6 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	dr <23	·14 3:0			Data ALU register 14. This field holds a signed 9.15 value in two's complement nota- tion.																									
					 For TRAP with z, the DR14 register holds the blue increment value along the x axis. For TEXTURE_TRAP, this register is not used. For LINE with z, the DR14 register holds the blue increment value along the major axis. 																									
	ese <31				Re	esei	vec	l. W	riti	ng	to tl	nis f	ield	has	no	effe	ct.													

Data ALU 1	15 DR15
Address	mgabase1 + 1CFCh (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown
Reserv	ed dr15
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
dr15 <23:0>	Data ALU register 15. This field holds a signed 9.15 value in two's complement nota- tion.
	 For TRAP with z, the DR15 register holds the blue increment value along the y axis. For TEXTURE_TRAP, this register is not used. For LINE with z, the DR15 register holds the blue increment value along the diagonal
	axis.
Reserved <31:24>	Reserved. Writing to this field has no effect.

DWGCTL

Address	
Attributes	
Reset Value	

mgabase1 + 1C00h (MEM) WO, FIFO, STATIC, DWORD

Reserved	transc	pattern	bl	tmo	d	Reserved		tra	ns			bo	р		Reserved	shftzero	sgnzero	arzero	solid	zn	noc	de	linear		atype		(орс	od	
				1						1																		1	1	
31	30	29	28 2	7 26	5 25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

opcod Operation code. The opcod field defines the operation that is selected by the drawing engine. This field also affects the operation of the WRAM interface section.

			opcod
Function	Sub-Function	Value	Mnemonic
Lines		0000	LINE_OPEN
	AUTO	0001	AUTOLINE_OPEN
	WRITE LAST	0010	LINE_CLOSE
	AUTO, WRITE LAST	0011	AUTOLINE_CLOSE
Trapezoid		0100	TRAP
	texture mapping	0101	TEXTURE_TRAP
Bitblt	WRAM -> WRAM	1000	BITBLT
	WRAM -> WRAM	1100	FBITBLIT
	HOST -> WRAM	1001	ILOAD
	HOST -> WRAM	1101	ILOAD_SCALE
	HOST -> WRAM	1111	ILOAD_FILTER
	WRAM -> HOST	1010	IDUMP
	Reserved	0110	
	"	0111	
	"	1011	
	"	1110	

Drawing Control

... DWGCTL ...

atype Access type. The atype field is used to define the type of access performed to the<6:4> WRAM.

atype		
Value	Mnemonic	WRAM Access
000	RPL	Write (replace)
001	RSTR	Read-modify-write (raster)
010		Reserved
011	ZI	Depth mode with Gouraud
100	BLK	Block write mode (1)
101		Reserved
110		Reserved
111	Ι	Gouraud (with depth compare)

 When block mode is selected, only RPL operations can be performed. Even if the **bop** field is programmed to a different value, RPL will be used.

linear Linear mode. Specifies whether the bitblt is linear or xy.

<7>

• 0: xy bitblt

• 1: linear bitblt

zmode The z drawing mode. This field must be valid for drawing using depth. This field speci-(10:8) fies the type of comparison to use.

zmode		
Value	Mnemonic	Pixel Update
000	NOZCMP	Always
001		Reserved
010	ZE	When depth is =
011	ZNE	When depth is <>
100	ZLT	When depth is <
101	ZLTE	When depth is <=
110	ZGT	When depth is >
111	ZGTE	When depth is >=

... DWGCTL ...

Drawing Control

- solid Solid line or constant trapezoid. The solid register is not a physical register. It provides
 an alternate way to load the SRC registers (see page 4-64).
 - 0: No effect
 - 1: SRC0 <= FFFFFFFh SRC1 <= FFFFFFFh SRC2 <= FFFFFFFh SRC3 <= FFFFFFFFh

Setting solid is useful for line drawing with no linestyle, or for trapezoid drawing with no patterning. It forces the color expansion circuitry to provide the foreground color during a line or a trapezoid drawing.

arzero AR register at zero. The arzero field provides an alternate way to set certain AR registers (see descriptions starting on page 4-17).

 0: No effect
 1: AR0 <= 0h AR1 <= 0h AR2 <= 0h AR4 <= 0h AR5 <= 0h AR6 <= 0h

Setting **arzero** is useful when drawing rectangles, and also for certain blit operations.

In the case of rectangles (TRAP **opcod**):

dYl <= 0 (AR0) errl <= 0 (AR1) -|dXl| <= 0 (AR2) errr <= 0 (AR4) -|dXr| <= 0 (AR5) dYr <= 0 (AR6)

Writing to the **AR**x registers when arzero = 1 will produce unpredictable results. Make sure that a '0' has been written to arzero prior to accessing the **AR**x registers.

sgnzero Sign register at zero. The sgnzero bit provides an alternate way to set all the fields in the SGN register.

- 0: No effect
- 1: SGN <= 0h

Setting sgnzero is useful during TRAP and some Blit operations.

For TRAP: scanleft = 0Horizontal scan right sdxl = 0Left edge in increment mode sdxr = 0Right edge in increment mode sdy = 0iy (see PITCH on page 4-59) is added to ydst (see YDST on page 4-71)

Drawing (Control	DWGCTL
	For BLIT:	<pre>scanleft = 0Horizontal scan right sdxl = 0Left edge in increment mode sdxr = 0Right edge in increment mode) sdy = 0iy is added to ydst</pre>
	Writing to the SGN register when sgnzero = 1 will produce unpredictable results. Make sure that a '0' has been written to sgnzero prior to accessing the SGN register.	
shftzero <14>	Shift register at zero. The shftzero bit provides an alternate way to set all the fields o the SHIFT register.	
	• 0: No effect • 1: SHIFT <=	
	Ũ	e SHIFT register when shftzero = 1 will produce unpredictable results. at a '0' has been written to shftzero prior to accessing the SHIFT register.


bop Boolean operation between a source and a destination slice. The table below shows the various functions performed by the Boolean ALU for 8, 16, 24, and 32 bits/pixel. During block mode operations, bop must be set to Ch.

bop	Function
0000	0
0001	~(D S)
0010	D & ~S
0011	~S
0100	(~D) & S
0101	~D
0110	D ^ S
0111	~(D & S)
1000	D & S
1001	~(D ^ S)
1010	D
1011	D ~S
1100	S
1101	(~D) S
1110	D S
1111	1

... DWGCTL ...

Drawing Control

trans Translucidity. Specify the percentage of opaqueness of the object. The opaqueness is realized by writing one of 'n' pixels. The **trans** field specifies the following transparency pattern (where black squares are opaque and white squares are transparent):



Drawing Control

... DWGCTL

bltmod <28:25>

Blit mode selection. This field is defined as used during BLIT and ILOAD operations.

blt	mod	
Value	Mnemonic	Usage
0000	BMONOLEF	Source operand is monochrome in 1 bpp. For ILOAD, the source data is in little endian format.
0100	BMONOWF	Source operand is monochrome in 1 bpp. For ILOAD, the source data is in Windows format.
0001	BPLAN	Source operand is monochrome from one plane.
0010	BFCOL	Source operand is color. Source is formatted when it comes from host.
1110	BUYUV	Source operand is color. For ILOAD, the source data is in 4:2:2 YUV format.
0011	BU32BGR	Source operand is color. For ILOAD, the source data is in 32 bpp, BGR format.
0111	BU32RGB	Source operand is color. For ILOAD, the source data is in 32 bpp, RGB format.
1011	BU24BGR	Source operand is color. For ILOAD, the source data is in 24 bpp, BGR format.
1111	BU24RGB	Source operand is color. For ILOAD, the source data is in 24 bpp, RGB format.
0101		Reserved
0110		22
1000		22
1001		22
1010		22
1100		"
1101		22

• For line drawing with line style, this field must have the value BFCOL in order to handle the line style properly.

• For a WRAM-to-WRAM BITBLT operation, hardware fast clipping will be enabled if BFCOL is specified.

• The field is also used for the IDUMP and TEXTURE_TRAP operations.

Refer to the subsections contained in 'Drawing in Power Graphic Mode' on page 5-16 for more information on how to use this field. That section also presents the definition of the various pixel formats.

... DWGCTL

pattern	Patterning enable. This bit specifies if the patterning is enabled when performing BLIT
<29>	operations.

- 0: Patterning is disabled.
- 1: Patterning is enabled.
- transcTransparency color enabled. This field must be valid for color expansion blits and for vectors that have a line style. This bit specifies if the background color is used.
 - 0: Background color is opaque.
 - 1: Background color is transparent.

Reserved: <15> <24> <31>

Reserved. Writing to these fields has no effect.

Foreground Color

FCOL

Address	mgabase1 + 1C24h (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown

forcol

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

forcol Foreground color. The forcol field is used by the color expansion module to generate<31:0> the source pixels when the foreground is selected.

- In 8 and 16 bits/pixel configurations, all bits in **forcol**<31:0> are used, so the color information must be replicated on all bytes.
- In 24 bits/pixel, when not in block mode, **forcol**<31:24> is not used.
- In 24 bits/pixel, when in block mode, all **forcol** bits are used.

Refer to 'Pixel Format' on page 5-11 for the the definition of the slice in each mode.

Part of the **forcol** register is also used for Gouraud shading to generate the alpha bits. In 32 bpp, bits 31 to 24 originate from **forcol**<31:24>. In 16 bpp, when 5:5:5 mode is selected, bits 16 originates from **forcol**<31>.

FIFOSTATUS

<8>

Bus FIFO Status

Address	mgabase1 + 1E10 (MEM)
Attributes	RO, DYNAMIC, BYTE/WORD/DWORD
Reset Value	0000 0000 0000 0000 0000 00 <u>10</u> 00 <u>10</u> <u>0000</u> b

									R	ese	erve	əd										bempty	bfull				fif	foc	our	nt	
		1																													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

fifocount	Indicates the number of free locations in the Bus FIFO. On soft or hard reset, the con-
<5:0>	tents of the Bus FIFO are flushed and the FIFO count is set to 32.
bfull	Bus FIFO full flag. When set to '1', indicates that the Bus FIFO is full.

bemptyBus FIFO empty flag. When set to '1', indicates that the Bus FIFO is empty. This bit is identical to fifocount<5>.

Reserved: <7:6> <31:10>

Reserved. Writing to these fields has no effect. Reading will give 0's.

There is no need to poll the **bfull** or **fifocount** values before writing to the BFIFO: circuitry in the MGA watches the BFIFO level and generates target retries until a free location becomes available, or until a retry limit has been exceeded (in which case, it might indicate an abnormal engine lock-up).

Even if the machine that reads the Bus FIFO is asynchronous with the PCI interface, a sample and hold circuit has been added to provide a correct, non-changing value during the full PCI read cycle (the **fifocount** value, **bfull**, and **bempty** flag states are sampled at the start of the PCI access).

X Address (Boundary)

Address	mgabase1 + 1C84h (MEM)
Attributes	WO, FIFO, DYNAMIC, DWORD
Reset Value	Unknown

fxright

fxleft

31 30 29 28 27 26 25 24 23 22 21 20 19 18 1	17 16 15 1	4 13 12 11	10 9 8	7 6 5	4 3 2	1 0
The FXBNDRY register is not the FXRIGHT and FXLEFT references	1.2	l register. I	lt is simply	an altern	ate way to	load

fxleft Filled object x left coordinate. Refer to the FXLEFT register for a detailed description.<15:0>

fxright Filled object x right coordinate. See the **FXRIGHT** register on page 4-51.

<31:16>

FXBNDRY

FXLEFT

Address	mgabase1 + 1CA8h (MEM)
Attributes	WO, FIFO, DYNAMIC, DWORD
Reset Value	Unknown

Reserved

fxleft

3	1 3	0	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

fxleft Filled object x left coordinate. The fxleft field contains the x coordinate (in pixels) of <15:0> the left boundary of any filled object being drawn. It is a 16-bit signed value in two's complement notation.

- The **fxleft** field is not used for line drawing.
- During filled trapezoid drawing, **fxleft** is updated during the left edge scan.
- During a BLIT operation, **fxleft** is static, and specifies the left pixel boundary of the area being written to.

Reserved Reserved. Writing to this field has no effect.

<31:16>

X Address	(Right)	FXRIGHT
Address	mgabase1 + 1CACh (ME	·
Attributes Reset Value	WO, FIFO, DYNAMIC, D Unknown	WORD
	Reserved	fxright
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
fxright <15:0>	ş 6	The fxright field contains the x coordinate (in pixels) of object being drawn. It is a 16-bit signed value in two's
	0 1	or line drawing. ag, fxright is updated during the right edge scan. ght is static, and specifies the right pixel boundary of the
Reserved <31:16>	Reserved. Writing to this field	has no effect.

ICLEAR	Interrupt Clear
Address	mgabase1 + 1E18 (MEM)
Attributes	WO, DYNAMIC, BYTE/WORD/DWORD
Reset Value	0000 0000 0000 0000 0000 0000 0000 b
	vlineiclr Reserved Reserved
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
pickiclr <2>	Pick interrupt clear. When a '1' is written to this bit, the pick interrupt pending flag is cleared.
vlineiclr <5>	Vertical line interrupt clear. When a '1' is written to this bit, the vertical line interrupt pending flag is cleared.
Reserved:	<1:0> <4:3> <31:6>

Reserved. Writing to these fields has no effect. Reading will give 0's.

Interrupt E	nable	I	EN		
Address	mgabase1 + 1E1C (MEM)				
Attributes	R/W, STATIC, BYTE/WORD/DWORD				
Reset Value	0000 0000 0000 0000 0000 0 <u>00</u> 0 0 <u>0</u> 00 р				
	e stien Reserved Reserved	pickien	Reserved		
	Reserved ô ⋝ थ	ā	2		
31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	2 ′	1 0		
pickien <2>	Picking interrupt enable. When set to '1', enables interrupts if a picking interru	upt oo	curs.		
vlineien <5>	Vertical line interrupt enable. When set to '1', an interrupt will be generated when the vertical line counter equals the vertical line interrupt count.				
extien <6>	External interrupt enable. When set to '1', an external interrupt will contribute to the generation of a PCI interrupt on the PINTA/ line.				
Reserved:	<1:0> <4:3> <31:7>				
	Reserved. Writing to these fields has no effect. Reading will give 0's.				

LEN

=

Length

Address	mgabase1 + 1C5Ch (MEM)
Attributes	WO, FIFO, DYNAMIC, DWORD
Reset Value	Unknown


Reserved

length

31 30 29 28 23	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
length <15:0>	Length. The length bit is a 16-bit unsigned value.
13.02	 The length field does not require initialization for auto-init vectors. For a vector draw, length is programmed with the number of pixels to be drawn. For Blits and trapezoid fills, length is programmed with the number of lines to be filled or BLITed.
Reserved <31:16>	Reserved. Writing to this field has no effect.

Memory Ac	Memory Access MACCESS				
Address	m	mgabase1 + 1C04h (MEM)			
Attributes	W	'O, FIFO, STAT	IC, DWORD		
Reset Value	<u>00</u>	000 0000 0000 0000	000 0000 000	<u>00 0000 0000</u> b	
dit555 nodither		Reserved		Reserved	pwidth
31 30 29 28 27	26 25	24 23 22 21 20	19 18 17 16	15 14 13 12 11 10 9 8 7 6	5 4 3 2 1 0
pwidth <1:0>	Pixel	*	*	xel width for drawing.	
		pwie	dth	-	
		Value	Mnemonic	Mode	
		00	PW8	8 bpp	
		01	PW16	16 bpp	
		10	PW32	32 bpp	
		11	PW24	24 bpp	
memreset <15>	Resets the WRAM. When this bit is set to '1', the memory sequencer will generate one reset cycle to the WRAM. Refer to Section 5.3.2 on page 5-14 for instructions on when to use this field.				
nodither	Enable	e/disable ditheri	ng.		
<30>	0: Dithering is performed on unformatted ILOAD, ZI, and I trapezoids.1: Dithering is disabled.				
dit555 <31>		Dither 5:5:5 mode. This field should normally be set to 0, except for 16 bit/pixel configurations, when it affects dithering and shading.			
	0: The pixel format is 5:6:51: The pixel format is 5:5:5				
Reserved <29:16> <14:2>					

Reserved. Writing to this field has no effect.



<3:2>

dmamod<1:0>	DMA Transfer Mode Description
00	DMA General Purpose Write
01	DMA BLIT Write
10	DMA Vector Write
11	Reserved

dmaDataSiz DMAWIN data size. Controls a hardware swapper for big endian processor support dur-<9:8> ing access to the DMAWIN space. Normally, dmaDataSiz is '00' for any DMA mode except DMA BLIT WRITE.

dmaDatSiz <1:0>	Endian Format	Data Size	<i>Internal Data Written to Register</i> reg<31:24> reg<23:16> reg<15:8> reg<7:0>
00	little	any	
00	big	8 bpp	PAD<31:24> PAD<23:16> PAD<15:8> PAD<7:0>
01	big	16 bpp	PAD<23:16> PAD<31:24> PAD<7:0> PAD<15:8>
10	big	32 bpp	PAD<7:0> PAD<15:8> PAD<23:16> PAD<31:24>
11	big	Reserved	

dirDataSiz Direct frame buffer access data size. Controls a hardware swapper for big endian proces-<17:16> sor support during access to the full frame buffer aperture or the VGA frame buffer aperture.

dirDatSiz <1:0>	Endian Format	Data Size	Internal Data Written to Register mem<31:24> mem<23:16> mem<15:8> mem<7:0>
00	little	any	PAD<31:24> PAD<23:16> PAD<15:8> PAD<7:0>
00	big	8 bpp	TAD<51.24> TAD<25.10> TAD<15.0> TAD<7.0>
01	big	16 bpp	PAD<23:16> PAD<31:24> PAD<7:0> PAD<15:8>
10	big	32 bpp	PAD<7:0> PAD<15:8> PAD<23:16> PAD<31:24>
11	big	Reserved	

Operating Mode...

Reserved: <1:0> <7:4> <15:10> <31:18>

Reserved. Writing to these fields has no effect. Reading will give 0's.

Writing to byte 0 of this register will terminate the current DMA sequence and initialize the machine for the new mode (even if the value did not change). This effect should be used to break an incomplete packet.

PAT0, PAT1	1	Pattern	
Address Attributes Reset Value	mgabase1 + 1C10h mgabase1 + 1C14h (MEM) WO, FIFO, DYNAMIC, DWORD Unknown		
	patreg1 patreg2		
63		0	
patreg <63:0>	Pattern register. The PAT registers are not physical registers. They sin alternate way to load the SRC registers with a Windows format 8 x 8	1 / 1	
	The following illustration shows how the data written to the PAT registers is mapped into the frame buffer. The screen representation is shown below:		

x_off = 0 →	0	1	2	3	4	5	6	7
y_off = 0 → 0	7							0
1	15							8
2	23							16
3	31		F	oatre	eg(x)			24
4	39							32
5	47							40
6	55							48
7	63							56

The pattern-pixel pinning can be changed using the **x_off** and **y_off** fields of the **SHIFT** register. See the **SRC0**, **SRC1**, **SRC2**, **SRC3** register on page 4-64.

Memory Pitch

PITCH

Address	mgabase1 + 1C8Ch (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown

	Reserved	E ► Res.	iy	
31 30 29 28 27 26	25 24 23 22 21 20 19 18	17 16 15 14 13 12 11	10 9 8 7 6 5 4 3	2 1 0

iy The y increment. This field is a 12-bit unsigned value. The y increment value is a pixel unit, which must be a multiple of 32 (the five LSB = 0) and must be less than or equal to 2048. The iy field specifies the increment to be added to or subtracted from ydst (see YDST on page 4-71) between two destination lines. The iy field is also used as the multiplicator factor for linearizing the ydst register.

Note that only a few values are supported for linearization. If the pitch selected can't be linearized, the **ylin** bit should be used to disable the linearization operation. The following table provides the supported pitches for linearization:

Pitch	iy
640	001010000000
768	001100000000
800	001100100000
960	001111000000
1024	01000000000
1152	01001000000
1280	010100000000
1600	011001000000
1920	011110000000
2048	10000000000

This register must be loaded with a multiple of values according to the table below due to a restriction involving block mode (see 'Constant Shaded Trapezoids / Rectangle Fills' on page 5-23) and fast blits (see 'Two-operand Fast Bitblts' on page 5-30). Refer also to page 4-41 for additional restrictions that apply to block mode (**atype** = BLK).

pwidth	Non-Interleave	Interleave
PW8	64	128
PW16	32	64
PW24	64	128
PW32	32	32

ylin <15> The y linearization. This bit specifies whether the address must be linearized or not.

• 0: The address is an xy address, so it must be linearized by the hardware

• 1: The address is already linear

Reserved: <31:16> <14:12>

Reserved. Writing to these fields has no effect.

PLNWT

Address	mgabase1 + 1C1Ch (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown

plnwrmsk

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0


- plnwrmsk
 Plane write mask. Plane(s) to be protected during any write operations. During any intensity buffer write operations, the contents of this register are transmitted to the WRAMs through the MDQ<63:0> bus, where they are latched on the falling edge of RAS/. The plane write mask is not used for z cycles, or for direct write access (all planes are written in this case).
 - 0 =inhibit write
 - 1 = permit write

The bits from **plnwrmsk** are output on the MDQ<31:0> signal and also on MDQ<63:32>. In 8 and 16 bit/pixel configurations, all bits in **plnwrmsk** are used, so the mask information must be replicated on all bytes. In 24 bits/pixel, the plane masking feature is limited to the case of all three colors having the same mask. The four bytes of **plnwrmsk** must be identical.

Refer to 'Pixel Format' on page 5-11 for the the definition of the slice in each mode.

Reset	RST
Address	mgabase1 + 1E40 (MEM)
Attributes	R/W, STATIC, BYTE/WORD/DWORD
Reset Value	0000 0000 0000 0000 0000 0000 0000 b
	Reserved starting tases
31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
softreset <0>	Soft reset. When set to '1', resets all software-resettable bits. This has the effect of flushing all FIFOs, invalidating the direct access read cache, aborting the current drawing instruction, and terminating the current memory cycle. A soft reset will not generate invalid memory cycles, and memory contents are preserved as long as the soft reset bit is not maintained to '1' for more than 2 mS. The softreset signal takes place at the end of the PCI write cycle. The reset bit must be maintained to '1' for a minimum of 10 uS to ensure correct reset. After that period, a '0' must be programmed to remove the soft reset.
	Refer to Section 5.3.2 on page 5-14 for instructions on when to use this field.
	WARNING! A soft reset will not re-read the chip strapping.
Reserved	Reserved. Writing to this field has no effect. Reading will give 0's.

<31:1>



Funnel Shi	ifter Control			SHIFT	Γ
Address	mgabase1 + 1C50h (MEM)				
Attributes	WO, FIFC	, DYNAMIC, DWO	RD		
Reset Value	Unknown				
Rese	rved	stylelen	Reserved	funcnt	
31 30 29 28 27	26 25 24 23 22	2 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0	0
Res	erved	funoff	Reserved	y_off x_off	
	-	able results. Make su	the DWGCTL register's shft are that a '0' has been written	-	
funcnt	Funnel count v	alue. This field is us	ed to drive the funnel shifter	bit selection.	
<6:0>	• For LINE ope initialized to		ntdown register. For 3D vecto	ors, this field must be	
	This field will	be modified during H	Blit operations.		
x_off <3:0>	Pattern x offset. This field is used for TRAP operations without depth, to specify the x offset in the pattern. This offset must be in the range 0-7 (bit 3 is always 0).			K	
	This field will be modified during Blit operations.				
y_off <6:4>	Pattern y offset. This field is used for TRAP operations without depth, to specify the y offset in the pattern.		1		
	This field will be modified during Blit operations.				
funoff <21:16>			tions, this field is used to spender of the spender of the second state of the spender of the second state of the second state of the spender of the second state of the spender of the second state of the se		۱,
stylelen <22:16>	Line style length. For LINE operations, this field specifies the linestyle length. It indicates a location in the SRC registers (see page 4-64), so its value is the number of bits in the complete pattern minus one. For 3D vectors, this field must be initialized to 0.				
Reserved:	<15:7> <31:23	3/22>			
	Reserved. Writing to these fields has no effect.				

SRC0, SRC	C1, SRC2, SRC3	Source
Address	mgabase1 + 1C30h, + 1C34h, + 1C38h, + 1C3Ch (MEM)	
Attributes Reset Value	WO, FIFO, DYNAMIC, DWORD Unknown	
srcre	g3 srcreg2 srcreg1	srcreg0
127	96 95 64 63 32 31	0
srcreg <127:0>	Source register. The source register is used as source data for all draw For LINE with the RPL or RSTR attribute, the source register is used style. The funcnt field of the SHIFT register points to the selected so being used as the linestyle for the current pixel. Refer to Section 5.5.3 more details.	d to store the line ource register bit
	For TRAP with the RPL or RSTR attribute, the source register is use pattern (the odd bytes of the SRC registers must be a copy of the eve Section 5.5.4.3 on page 5-24 for more details.	

For all BITBLT operations, and for TRAP or LINE using depth mode, the source register is used internally for intermediate data.

A write to the **PAT** registers (see page 4-58) will load the **SRC** registers.

Status		STATUS
Address Attributes Reset Value	mgabase1 + 1E14 (MEM) RO, DYNAMIC, BYTE/WORD/DWORD 0000 0000 0000 000 <u>0</u> 0000 0000 0? <u>00</u> <u>00</u> 00 b	
	Reserved kapen kap	vsyncpen vsyncsts pickpen Reserved
24 20 20 28 27	Reserved 5 Reserved 6 5 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	3 2 1 0
pickpen <2>	Pick interrupt pending. When set to '1', indicates that a pick interrupt ha This bit is cleared through the pickiclr bit (see ICLEAR on page 4-52) of hard reset.	as occurred.
vsyncsts <3>	VSYNC status. Set to '1' during the VSYNC period. This bit follows th nal.	e VSYNC sig-
vsyncpen <4>	VSYNC interrupt pending. When set to '1', indicates that a VSYNC interrupt has occurred. (This bit is a copy of the crtcintCRT field of the INSTS0 VGA register).	
	This bit is cleared through the vintclr bit of the CRTC11 VGA register) reset.) or upon hard
vlinepen <5>	Vertical line interrupt pending. When set to '1', indicates that the vertical has reached the value of the vertical interrupt line count. See the CRTC page 4-115. This bit is cleared through the vlineiclr bit (see ICLEAR or upon soft or hard reset.	18 register on
extpen <6>	External interrupt pending. When set to '1', indicates that the external in driven. This bit is cleared by conforming to the interrupt clear protocol of device that drive the EXTINT/ line. After a hard reset, the state of this b (as indicated by the question mark in the 'Reset Value' above), as it dependent to the EXTINT/ pin during the hard reset.	of the external vit is unknown
dwgengsts <16>	Drawing engine status. Set to '1' when the drawing engine is busy (a bus be maintained until the BFIFO is empty, the drawing engine is finished drawing command, and the memory controller has completed the last m	with the last
Reserved:	<1:0> <15:7> <31:17>	
	Reserved. Writing to these fields has no effect. Reading will give 0's.	
	A sample and hold circuit has been added to provide a correct, non-chan ing the full PCI read cycle (the status values are sampled at the start of t	

VCOUNT

Vertical Count

Address	mgabase1 + 1E20 (MEM)
Attributes	RO, DYNAMIC, WORD/DWORD
Reset Value	Unknown

Reserved

vcount

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	31 30 29 28 27 2	26 25 24 23 22 21 20	19 18 17 16 15 14 13 12	2 11 10 9 8 7 6 5 4 3 2 1 0
---	------------------	----------------------	-------------------------	-----------------------------

vcount Vertical counter value. Writing has no effect. Reading will give the current vertical count<11:0> value.

Reserved Reserved. Writing to this field has no effect. Reading will give 0's.

<31:12>

This register must be read using a word or dword access, because the value might change between two byte accesses. A sample and hold circuit will ensure a stable value for the duration of one PCI read access.

X Destinat	tion Address	XDST
Address	mgabase1 + 1CB0h (MEM)	
Attributes	WO, FIFO, DYNAMIC, DWORD	
Reset Value	Unknown	
	Reserved	xdst
31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5 4 3 2 1 0
xdst <15:0>	The x coordinate of destination address. The xdst field nate (in pixels) of the destination address. It is a 16-bit ment notation.	0
	 Before starting a vector draw, xdst must be loaded wipoint of the vector. At the end of a vector, xdst contait the vector. This can also be done by accessing the XY This register does not require initialization for polylint For trapezoids and BLITs, this register is automatical FXLEFT on page 4-50) and fxright (see FXRIGHT or must be loaded. 	ns the address of the last pixel of STRT register. The operations. By loaded from fxleft (see
Reserved <31:16>	Reserved. Writing to this field has no effect.	

XYEND

XY End Address

Address	mgabase1 + 1C44h (MEM)
Attributes	WO, FIFO, DYNAMIC, DWORD
Reset Value	Unknown

y_end

x_end

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

The **XYEND** register is not a physical register. It is simply an alternate way to load registers **AR0** and **AR2**.

The **XYEND** register is only used for AUTOLINE drawing.

When **XYEND** is written, the following registers are affected:

- **x_end**<15:0> --> **ar0**<17:0> (sign extended)
- y_end<15:0> --> ar2<17:0> (sign extended)
- x_end The x_end field contains the x coordinate of the end point of the vector. It is a 16-bit<15:0> signed value in two's complement notation.

y_end The y_end field contains the y coordinate of the end point of the vector. It is a 16-bit signed value in two's complement notation.

XY Start Address

Address	mgabase1 + 1C40h (MEM)
Attributes	WO, FIFO, DYNAMIC, DWORD
Reset Value	Unknown

y_start

x_start

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

The **XYSTRT** register is not a physical register. It is simply an alternate way to load registers **AR5**, **AR6**, **XDST**, and **YDST**.

The **XYSTRT** register is only used for LINE and AUTOLINE. **XYSTRT** does not need to be initialized for polylines because all the registers affected by **XYSTRT** are updated to the endpoint of the vector at the end of the AUTOLINE.

When **XYSTRT** is written, the following registers are affected:

• X_	_start<15:0>> xdst<15:0>
------	--------------------------

- **x_start**<15:0> --> **ar5**<17:0> (sign extended)
- y_start<15:0> --> ydst<21:0> (sign extended) 0 --> sellin
- **y_start**<15:0> --> **ar6**<17:0> (sign extended)
- x_start The x_start field contains the x coordinate of the starting point of the vector. It is a 16-<15:0> bit signed value in two's complement notation.
- y_start The y_start field contains the y coordinate of the starting point of the vector. This coordinate is always xy (this means that in order to use the XYSTRT register the linearizer must be used). It is a 16-bit signed value in two's complement notation.

YBOT

Clipper Y Maximum Boundary

Address mgabase1 + 1C9Ch (MEM) Attributes WO, FIFO, STATIC, DWORD **Reset Value** Unknown

Rese	rved cybot
31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
cybot <22:0>	Clipper y bottom boundary. The cybot field contains an unsigned 23-bit value which is interpreted as a positive pixel address and compared with the current ydst (see YDST on page 4-71). The value of the ydst field must be less than or equal to cybot to be inside the drawing window.
	This register must be programmed with a linearized line number:
	cybot = (bottom line number) × PITCH + YDSTORG
	The YBOT register must be loaded with a multiple of 32 (the five $LSBs = 0$). There is no way to disable clipping.
Reserved <31:23>	Reserved. Writing to this field has no effect.

Y Address	YDST
Address Attributes Reset Value	mgabase1 + 1C90h (MEM) WO, FIFO, DYNAMIC, DWORD Unknown
sellin	Reserved ydst
31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ydst <21:0>	The y destination. The ydst field contains the current y coordinate (in pixels) of the destination address as a signed value in two's complement notation. Two formats are supported: linear format and xy format. The current format is selected by ylin (see PITCH on page 4-59).
	When xy format is used ($ylin=0$), ydst represents the y coordinate of the address. The valid range is -32768 to +32767 (16-bit signed). The xy value is always converted to a linear value before being used.
	When linear format is used (ylin =1), ydst must be programmed as follows:
	ydst < (Y coordinate) * PITCH >> 5
	The y coordinate range is from -32768 to +32767 (16-bit signed) and the pitch range is from 32 to 2048. Pitch is also a multiple of 32.
	 Before starting a vector draw, ydst must be loaded with the y coordinate of the starting point of the vector. This can be done by accessing the XYSTRT register. This register does not require initialization for polyline operations. Before starting a BLIT, ydst is loaded with the y coordinate of the starting corner of the destination rectangle. For trapagoids, this register must be loaded with the y coordinate of the first seenend.
	• For trapezoids, this register must be loaded with the y coordinate of the first scanned line of the trapezoid.
Reserved <28:22>	Reserved. Writing to this field has no effect.
sellin <31:29>	Selected line. The sellin field is used to perform the dithering, patterning, and transparency functions. During linearization, this field is loaded with the three LSBs of ydst . In no linearization occurs, then those bits must be initialized correctly if one of the above mentioned functions is to be used.

YDSTLEN

Y Destination and Length

Address	mgabase1 + 1C88h (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown

yval

length

- 1																																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

The **YDSTLEN** register is not a physical register. It is simply an alternate way to load the **YDST** and **LEN** registers.

length	Length. See the	ELEN register on	page 4-54.
--------	-----------------	------------------	------------

<15:0>

- yval The y destination value. See the YDST register on page 4-71. The yval field can be used
 <31:16> to load the YDST register in xy format. In this case the valid range -32768 to +32767
 - (16-bit signed) for **YDST** is respected.

ydst<21:0> <= sign extension (**yval**<31:16>)

For the linear format, **yval** does not contain enough bits, so **YDST** must be used directly.

Memory Origin

YDSTORG

Address	mgabase1 + 1C94h (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown

Reserved	ydstorg
31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

ydstorg Destination y origin. The ydstorg field is a 23-bit unsigned value. It gives an offset value in pixel units, used to position the first pixel of the first line of the screen. This register is used to initialize the YDST address.

This register must be loaded with a multiple of values according to the table below due to a restriction involving block mode (see 'Constant Shaded Trapezoids / Rectangle Fills' on page 5-23) and fast blits (see 'Two-operand Fast Bitblts' on page 5-30). Refer also to page 4-41 for additional restrictions that apply to block mode (**atype** = BLK).

pwidth	Non-Intereave	Interleave
PW8	64	128
PW16	32	64
PW24	64	128
PW32	32	32

Reserved Reserved. Writing to this field has no effect. **<31:23>**

MGA-2064W Specification

YTOP

Clipper Y Top Boundary

Address	mgabase1 + 1C98h (MEM)
Attributes	WO, FIFO, STATIC, DWORD
Reset Value	Unknown

Rese	erved	cytop												
31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13	3 12 11 10 9 8 7 6 5 4 3 2 1 0												
cytop <22:0>	ntains an unsigned 23-bit value which is compared with the current ydst (see YDST must be greater than or equal to cytop to be													
	This register must be programmed with a line	nearized line number:												
cytop = (top line number) \times PITCH + YDSTORG This register must be loaded with a multiple of 32 (the five LSBs = 0).														
							Note that since the cytop value is interpreted as positive, any negative ydst value is automatically outside the clipping window.							

There is no way to disable clipping.

Reserved Reserved. Writing to this field has no effect.

<31:23>

Z-Depth Or	rigin ZORG				
Address	mgabase1 + 1C0Ch (MEM)				
Attributes	WO, FIFO, STATIC, DWORD				
Reset Value	Unknown				
Reser	rved zorg				
31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
zorg <22:0>	Z-depth origin. The zorg field is a 23-bit unsigned value which provides an offset value (the Base Address) in order to position the first pixel in the z-depth buffer.				
	The zorg field corresponds to a byte address in memory. This register must be set so that there is no overlap with the frame buffer.				
	This field must be loaded with a multiple of 512 (the nine LSBs = 0).				
	zorg = Z depth origin - ydstorg * 2				
Reserved <31:23>					

This page is intentionally blank.

4.2 VGA Mode Registers

The MGA-2064W VGA mode register descriptions contain a (single-underlined) main header which indicates the register's name and mnemonic. Below the main header, the memory address or index, attributes, and reset value are indicated. Next, an illustration of the register identifies the bit fields, which are then described in detail below the illustration. The reserved bit fields are underscored by black bars, and all other fields are delimited by alternating white and gray bars.

Sample VGA Mode Register Description SAMPLE_VGA Address <value> (I/O), <value> (MEM) **Attributes R/W, BYTE/WORD, STATIC** Main header **Reset Value** <value> Underscore bar field 7 6 5 4 3 2 1 0

Address

This address is an offset from the Power Graphic mode base memory address. The memory addresses can be read, write, color, or monochrome, as indicated.

Index

The index is an offset from the starting address of the register group.

Attributes

The VGA mode attributes are:

- RO There are no writable bits.
- WO: The state of the written bits cannot be read.
- R/W: The state of the written bits can be read.
- BYTE: 8-bit access to the register is possible.
- WORD: 16-bit access to the register is possible.
- STATIC: The contents of the register will not change during an operation.
- DYNAMIC: The contents of the register might change during an operation.

Reset Value

The reset values for the VGA mode registers are expressed as binary values. The letter 'n' in a reset value indicates an indexed register bit (refer to the indexed register for the reset value).

- 000X 0000 b (b = Binary, X = undefined)
- $0X00 \ \underline{00}00 \ b \ (\underline{00} = reset \ on \ soft \ and \ hard \ reset; \ see \ above)$

ATTR												Attrib	oute C	Contr	oller
Addres	S		R/W	R/W at port 03C0h (I/O), mgabase1 + 1FC0h (MEM) VGA											
			R at	port 0	3C1h ([/O), r	ngaba	se1 +	1FC1h	n (MEN	4) VG	βA			
Attributes Reset Value			BYTE, STATIC												
		е	nnnn nnnn 0000 0000 b												
			attrd					Reserved pas		attrx					
15 1	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
attry	,		Attribu	ito con	trollor	indax	rogista	r VG							
<4:0				Attribute controller index register. VGA.											
			A binary value that points to the VGA Attribute Controller register where data is to												is to b
			written or read.												
			Register name						Mnemonic		attrx address				
					tte entry 0				ATTR0		00h				
			Palette entry 1						ATTR1		01h				
			Palette entry 2					ATTR2		02h					
			Palette entry 3						ATT		03h				
			Palette entry 4					ATTR4		04h					
			Palette entry 5				ATT		05h 06h						
					tte ent	•			ATT						
			Palette entry 7 Palette entry 8					ATTR7 ATTR8		07h 08h					
						•									
				Palette entry 9 Palette entry A			ATTR9 ATTRA		09h 0Ah						
						•			ATT			07 0E			
					tte ent tte ent	•			ATT			00			
					tte ent	•			ATT			0C 0E			
						•			ATT			0E 0E			
					Palette entry E Palette entry F				ATTRF		0Fh				
						Aode C	Control		ATTF			10			
					rscan (ATTF			11			
						e Enat	ole		ATTF			12			
				Hor	izontal	Pel Pa	nning		ATTF	R13		13	Sh		
			Color S				0		ATTR14		14h				
			Reserved (1)									15-1F			
			(1) Writing to a reserved index has no effect.												
				ead fro	m port	3BA/.	3DAh	resets t	his poi	ct. rt to the accesse				-	

- write at 3C0 accesses the palette. Subsequent writes at 3C0 toggle between the index and the palette.
- A read at port 3C1 does not toggle the index/data pointer.

Attribute Controller

... ATTR

	Example of a palet	te write:						
		Reset pointer: Write index: Write color:	read at port 3BA write at port 3C0 write at port 3C0					
	Example of a palette read:							
		Reset pointer: 3BA Write index: 3C0 Read color:	read at port write at port read at port 3C1					
pas	Palette address source. VGA.							
<5>	This bit controls use of the internal palette. If pas = 0, the host CPU can read and write the palette, and the display is forced to the overscan color. If pas = 1, the palette is used normally by the video stream to translate color indices (CPU writes are inhibited and reads return all '1's). Normally, the internal palette is loaded during the blank time, since loading inhibits video translation.							
Reserved <7:6>	Writing has no effect. Reading will give 0's.							
attrd	ATTR data register.							
<15:8>	Retrieve or write the contents of the register pointed to by the attrx field.							

ATTR0 to ATTRF

Palette Entry 0h to Fh

Index Reset Value	attrx = 00h to attrx = 0Fh 0000 0000 b						
	Reserved palet0-F						
	7 6 5 4 3 2 1 0						
palet0-F <5:0>	Internal palette data. VGA. These six-bit registers allow dynamic mapping between the text attribute or graphic color input value and the display color on the CRT screen. These internal palette register values are sent from the chip to the video DAC, where they in turn serve as addresses to the DAC internal registers. A palette register can be loaded only when pas (ATTR<5>) = 0.						
Reserved <7:6>	Writing has no effect. This field returns all zeroes when read.						

Attribute Mode Control

Index	attrx =	10h									
Reset Value	0000 00										
			Ę	du	ed	_			ode		
		p5p4	pelwidth	pancomp	Reserved	blinken	lgren	ouou	atcgrmode		
		7	6	5	4	3	2	1	0		
atcgrmode <0>	Graphic/a	lphan	umeri	c mod	le. VG	A.					
	from 1: Grap fram	 0: Alphanumeric mode is enabled and the input of the internal palette circuit comes from the expansion of the foreground/background attribute. 1: Graphics mode is enabled and the input of the internal palette comes from the frame buffer pixel. This bit also selects between graphics blinking or character blinking if blinking is enabled (blinken = 1). 									
mono<1>	Mono emulation. VGA.0: Color emulation.1: Monochrome emulation.										
lgren<2>	 Enable line graphics character code. VGA. 0: The ninth dot of a line graphic character (a character between C0h and DFh) will be the same as the background. 1: Forces the ninth dot to be identical to the eighth dot of the character. For other ASCII codes, the ninth dot will be the same as the background. 										
		e, unw	anted	video	infor	mation				aracter, lgren should be '0'. This bit is 'don't care' in	
blinken <3>	Select bac	ckgrou	and in	tensity	y or bl	ink en	able. V	/GA.			
	 0: Blinking is disabled. In alpha modes (atcgrmode (ATTR10<0>) = 0), this bit defines the attribute bit 7 as a background high-intensity bit. In graphic modes, planes 3 to 0 select 16 colors out of 64. 1: Blinking is enabled. In alpha modes (atcgrmode = 0), this bit defines the attribute bit 7 as a blink attribute (when the attribute bit 7 is '1', the character will blink). The blink rate of the character is vsync/32, and the blink duty cycle is 50%. In monochrome graphics mode (mono and atcgrmode (ATTR10<1:0>) = 11), all pixels toggle on and off. In color graphics modes (mono and atcgrmode (bit 3) high will toggle on and off: other pixels will have their bit 3 forced to '1'. The graphic blink rate is VSYNC/32. Graphic blink logic is applied after plane masking (that is, if plane 3 is disabled, monochrome mode will blink and color mode will not blink). 										
Reserved	Writing ha	as no (effect.	This	field 1	eturns	zero v	when r	ead.		

<4>

ATTR10

... ATTR10

Attribute Mode Control

pancomp <5>	Pel panning compatibility. VGA.
	 0: Line compare has no effect on the output of the PEL panning register. 1: A successful line compare in the CRT controller maintains the panning value to 0 until the end of frame (until next vsync), at which time the panning value returns to the value of hpelcnt (ATTR13<3:0>). This bit allows panning of only the top portion of the display.
pelwidth <6>	Pel width. VGA.
	 0: The six bits of the internal palette are used instead. 1: Two 4-bit sets of video data are assembled to generate 8-bit video data.
p5p4 <7>	P5/P4 select. VGA.
	 0: Bits 5 and 4 of the internal palette registers are transmitted to the RAMDAC. 1: When it is set to '1', colsel54 (ATTR14<1:0>) will be transmitted to the RAMDAC. See the ATTR14 register on page 4-86.

Overscan C	olor									ATTR11			
Index Reset Value	attrx = 0000 ()										
					ovs	scol				-			
		7	6	5	4	3	2	1	0				
ovscol	Oversca	Overscan color. VGA.											
<7:0>	Determines the overscan (border) color displayed on the CRT screen. The value pro- grammed is the index of the border color in the RAMDAC. The border color is dis- played when the internal DISPEN signal is inactive and blank is not active.												

Index Reset Value	attrx = 0000 0)							
	[Res. v		vidstmx		col	olen		
		7	6	5	4	3	2	1	0	
colplen <3:0>	Enable c	olor p	lane. V	VGA.						
vidstmx	Video status multiplexer (MUX). VGA.									
<5:4>	These bits select two of eight color outputs for the status port. Refer to the table in the description of the INSTS1 register's diag field that appears on page 4-141.									
Reserved <7:6>	Writing has no effect. This field returns all zeroes when read.									

Color Plane Enable

Horizontal Pel Panning

Index **attrx** = 13h **Reset Value** 0000 0000 b Reserved hpelcnt 3 2 4 1 7 6 5

Horizontal pel count. VGA.

hpelcnt <3:0>

This 4-bit value specifies the number of picture elements to shift the video data horizontally to the left, according to the following table (values 9 to 15 are reserved):

0

hpelcnt	8 dot mode pixel shifted dotmode (SEQ1<0>) = 1	9 dot mode pixel shifted dotmode = 0	mode256 (GCTL5<6>) = 1
0	0	1	0
1	1	2	-
2	2	3	1
3	3	4	-
4	4	5	2
5	5	6	-
6	6	7	3
7	7	8	-
8	-	0	-

Reserved

Writing has no effect. This field returns all zeroes when read.

<7:4>

Index Reset Value	attrx = 14h 0000 0000 b										
	Reserved colsel76 colsel54										
	7 6 5 4 3 2 1 0										
colsel54 <1:0>	Select color 5 to 4. VGA.										
	When p5p4 (ATTR10 <7>) is '1', colsel54 is used instead of internal palette bits 5 and 4. This mode is intended for rapid switching between sets of colors (four sets of 16 colors can be defined). These bits are 'don't care' when mode256 = 1.										
colsel76	Select color 7 to 6. VGA.										
<3:2>	These bits are the two MSB bits of the the external color palette index. They can rapidly switch between four sets of 64 colors. These bits are 'don't care' when mode256 (GCTL5 $<$ 6 $>$) = 1.										
Reserved <7:4>	Writing has no effect. This field returns all zeroes when read.										

ATTR14

Color Select

CR'	TC Re	egist	ers											C	RT
Attri	iress ibutes et Valu		03D4 R/W	4h (I/C , BYT	· ·	abase RD, ST	1 + 1F		,) (MISC) (MISC					,
				cd	00000			Rese	rvod			cr	tov		
		<u> </u>									1		crtcx		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
-	rtcx 5:0>		CRTC A binat read wit	ry valı	ie that	points			CRTC	registe	er whe	re data	is to b	e writt	en o
				Re	gister n	ame				Mnen		crto	X addr	ess	
				CF	RTC reg	gister i	ndex			CRI	Сх				
				Ho	orizonta	al Tota	1			CRI	C0		00h		
					orizonta	-	•		nd	CRI	⁻ C1		01h		
				Sta	art Hor	izontal	Blank	ing		CRI	C2		02h		
					End Horizontal Blanking						C 3		03h		
					Start Horizontal Retrace Pulse						⁻ C4		04h		
					End Horizontal Retrace						C 5		05h		
				Ve	Vertical Total					CRI	C6		06h		
				Ov	verflow	r				CRI	C7		07h		
				Pre	eset Ro	w Sca	n			CRI	C8		08h		
				Ma	aximur	n Scan	Line			CRI	⁻ C9		09h		
					rsor St					CRTCA			0Ah		
				Cu	irsor Ei	nd				CRTCB			0Bh		
				Sta	art Add	lress H	igh			CRTCC			0Ch		
				Sta	art Add	lress L	ow			CRT	CD	0Dh			
				Cu	rsor Lo	ocatior	ı High			CRT	CE		0Eh		
				Cu	rsor Lo	ocation	Low			CRTCF			0Fh		
				Ve	rtical F	Retrace	Start			CRT	C10		10h		
				Ve	rtical F	Retrace	End			CRTC11			11h		
				Ve	rtical I	Display	Enabl	e End		CRT	C12		12h		
				Of	fset					CRT	C13		13h		
				Ur	derline	e Loca	tion			CRT	C14		14h		
				Sta	Start Vertical Blank						C15		15h		
				En	d Verti	cal Bla	ank			CRT	C16		16h		
				CF	RTC M	ode Co	ontrol			CRT	C17		17h		
				Li	ne Con	npare				CRT	C18		18h		
				Re	served	- read	as 0	(1)				19	9h - 21l	h	
				CF	PU Rea	d Late	h			CRT	C22		22h		
				Re	served	- read	as 0						23h		

(1) Writing to a reserved index has no effect.

... CRTC

CRTC Registers

Register name	Mnemonic	crtcx address
Attribute address/data select	CRTC24	24h
Reserved - read as 0		25h
Attribute address	CRTC26	26h
Reserved read as 0		27h
Reserved read as 0		28h - 3Fh

Reserved <7:6>	Writing has no effect. Reading will give 0's.
crtcd <15:8>	CRTC data register.
	Retrieve or write the contents of the register pointed to by the crtcx field.

Total	CRTC0
crtcx = 00h	
htotal	
7 6 5 4 3 2 1 0	
	$crtcx = 00h$ $0000\ 0000\ b$ $htotal$ $\hline 7 6 5 4 3 2 1 0$ Horizontal total. VGA/MGA. This is the low-order eight bits of a 9-bit register (bit 8 is contained (CRTCEXT1<0>)). This field defines the total horizontal scan period

This register can be write-inhibited when **crtcprotect** (**CRTC11**<7>) = 1.

CRTC1							H	lorizo	ontal	Display Enable End		
Index	crtcx	= 01h										
Reset Value	0000	0000 b)									
					hdis	pend				_		
		7	6	5	4	3	2	1	0			
hdispend	Horizon	Horizontal display enable end. VGA/MGA.										
<7:0>					•					The display enable signal eaches this value.		
	This was					ad rule						

This register can be write-inhibited when **crtcprotect** (**CRTC11**<7>) = 1.

CDTC4

ahl (-1 D! . En . . .

Start Horizontal Blanking

CRTC2

Index Reset Value	crtcx 0000 (
					hbl	kstr				1
		7	6	5	4	3	2	1	0	
hblkstr <7:0>		ne low	-order 1>). T	eight he hor	bits of rizonta	f a 9-bi al blani	king si			contained in hblkstr es active when the horizon-

This register can be write-inhibited when **crtcprotect** (**CRTC11**<7>) = 1.

CRTC3		End Horizontal Blanking								
Index	crtcx = 03h									
Reset Value	1000 0000 b									
	9 2 hdispskew	hblkend								
hblkend <4:0>	End horizontal blanking bits. VGA/MGA.									
	The horizontal blanking signal becomes inactive when, after being activated, the lower six bits of the horizontal character counter reach the horizontal blanking end value. The five lower bits of this value are located here; bit 5 is located in the CRTC5 register, and bit 6 is located in CRTCEXT1 .									
	This register can be write-inhibited when crtcprotect (CRTC11 <7>) = 1.									
hdispskew	Display enable skew co	ontrol. VGA/MGA.								
<6:5>	Defines the number of character clocks to delay the display enable signal to compen- sate for internal pipeline delays.									
	Normally, the hardware can accommodate the delay, but the VGA design allows greater flexibility by providing extra control.									
	hdispskew	I Skew								
	00	0 additional character delays								
	01	1 additional character delays								
	10	2 additional character delays								
	11	3 additional character delays								
Reserved	This field is defined as	a bit for chip testing on the IBM VGA, but is not used on the								

Reserved This field is defined as a bit for chip testing on the IBM VGA, but is not used on the MGA. Writing to it has no effect (it will read as 1). For compatibility considerations, a 1 should be written to it.

Index	crtcx = 04h
Reset Value	0000 0000 b
	hsyncstr
	7 6 5 4 3 2 1 0
hsyncstr	Start horizontal retrace pulse. VGA/MGA.
<7:0>	These are the low-order eight bits of a 9-bit register. Bit 8 is contained in hsyncstr (CRTCEXT1 <2>). The horizontal sync signal becomes active when the horizontal character counter reaches this value.

This register can be write-inhibited when **crtcprotect** (**CRTC11**<7>) = 1.

CRTC4

CRTC5								En	d Horizontal Retrace			
Index Reset Value	crtcx = 0000 0	0011										
		hblkend	hsyncdel		hs							
	Ē	7	6 5	4	3	2	1	0]			
hsyncend	End horiz	zontal r	etrace. V	/GA/MC	GA.							
<4:0>									being activated, the five ad horizontal retrace value.			
	This regi	ster can	be write	e-inhibit	ed whe	n crto	prote	ect (C	RTC11 <7>) = 1.			
hsyncdel	Horizontal retrace delay. VGA/MGA.											
<6:5>		Defines the number of character clocks that the hsync signal is delayed to compensate for internal pipeline delays.										
		hsy	ncdel	Skew								
			00	0 addi	tional	charac	ter de	lays				
			01		tional			•				
			10		tional			•				
			11	3 addi	tional	charac	ter de	lays				
hblkend <7>	End horiz	zontal b	lanking	bit 5. Vo	GA/MO	GA.						

<7>

Bit 5 of the End Horizontal Blanking value. See the **CRTC3** register on page 4-92.

Vertical Tot	al								CRTC6		
Index	crtcx = 06h										
Reset Value	0000 0000 b										
			vto	otal							
	7	6 5	4	3	2	1	0				
vtotal	Vertical total. VGA/MGA.										
<7:0>	These are the low-order eight bits of a 12-bit register. Bit 8 is contained in CRTC7 <0>, bit 9 is in CRTC7 <5>, and bits 10 and 11 are in CRTCEXT2 <1:0>. The value defines the vsync period in scan lines if hsyncsel (CRTC17 <2>) = 0, or in double scan lines if hsyncsel = 1).										
	This register can be write-inhibited when crtcprotect (CRTC11 $<7>=1$).										

CRTC7										Overflow	
Index Reset Value	crtcx = 0000 0										
		vsyncstr	vdispend	vtotal	linecomp	vblkstr	vsyncstr	vdispend	vtotal	_	
		7	6	5	4	3	2	1	0		
vtotal <0>	Vertical total bit 8. VGA/MGA. Contains bit 8 of the Vertical Total. See the CRTC6 register on page 4-95.										
	This regi linecom		an be v	write-i	nhibit	ed whe	en crto	cprote	ect (Cl	RTC11 <7>) = 1, except for	
vdispend <1>	Vertical display enable end bit 8. VGA/MGA. Contains bit 8 of the Vertical Display Enable End. See the CRTC12 register on page 4-107.										
vsyncstr <2>	Vertical r Contains						tart. So	ee the	CRTC	:10 register on page 4-105.	
vblkstr <3>	Start vert Contains						k. See	the C	RTC1	5 register on page 4-110.	
linecomp <4>	Line com Line com tected by	pare	bit 8.	See the	CRT		egister	on pa	ge 4-1	15. This bit is not write-pro-	
vtotal <5>	Vertical t Contains					al. See	the C	RTC6	regist	er on page 4-95.	
vdispend <6>	Vertical o Contains 4-107.		-						See the	CRTC12 register on page	
vsyncstr <7>	Vertical 1 Contains						tart. So	ee the	CRTC	10 register on page 4-105.	

Preset Row Scan

CRTC8

Index	crtcx = 08h											
Reset Value	0000 0000 b											
	Res.	byte	pan	1	pr	owsc	an					
	7	6	5	4	3	2	1	0				
prowscan <4:0>	 Preset row scan. VGA/MGA. After a vertical retrace, the row scan counter is preset with the value of prowscan. At maximum row scan compare time, the row scan is cleared (not preset). The units can be one or two scan lines: conv2t4 (CRTC9<7>) = 0: 1 scan line conv2t4 = 1: 2 scan lines 											
bytepan	Byte panning c	ontrol	. VGA	A/MG/	A .							
<6:5>	This field contr	rols th	e num	ber of	bytes	to pan	durin	g a pai	nning o	peration	n.	
Reserved <7>	Writing has no	effect	. Read	ling w	ill giv	e 0's.						

CRTC9										Maximum Scan Line	
Index Reset Value	crtcx = 0000 00										
		conv2t4	linecomp	vblkstr			maxscan				
		7	6	5	4	3	2	1	0]	
maxscan <4:0>	Maximum scan line. VGA/MGA.										
	This field	l spec	ifies t	he nun	nber of	scan	lines r	ninus	one pe	er character row.	
vblkstr	Start vertical blank bit 9. VGA/MGA.										
<5>	Bit 9 of the Start Vertical Blank register. See the CRTC15 register on page 4-110.										
linecomp	Line com	pare	bit 9. [°]	VGA/I	MGA.						
<6>	Bit 9 of th	he Liı	ne Cor	npare	registe	r. See	the C	RTC1	8 regi	ster on page 4-115.	
conv2t4<7>	200 to 40	0 line	e conv	ersion	VGA	/MGA					
	Controls t new mem • conv2 • conv2	ory a 2t4 (C	ddres:	s: 9 <7>)			d the ti	ime w	hen th	e start address latch loads a	
	This feature allows a low resolution mode (200 lines, for example) to display as 400 lines on a display monitor. This lowers the requirements for sync capability of the										

monitor.

Cursor Start	1											CR	ТСА
Index Reset Value	crtcx 0000	= 0Al											
			Keserved	curoff		cu	irrow	str					
		7	6	5	4	3	2	1	0				
currowstr <4:0>	Row sca These bi		0			f a cha	aracter	r line w	here th	ne cur	sor is t	o begin.	
	When th register,			-	-	orogra	mmed	with a	value	great	er than	the curs	sor end
curoff<5>	 Logic 	 Cursor off. VGA. Logical '1': turn off the cursor Logical '0': turn on the cursor 											
Reserved <7:6>	Writing	has no	effect	. This	field r	eturns	all ze	eroes w	hen rea	ad.			

CRTCB	Cursor End										
Index Reset Value	crtcx = 0Bh 0000 0000 b										
	curskew currowend										
	7 6 5 4 3 2 1 0										
currowend	Row scan cursor ends. VGA.										
<4:0>	This field specifies the row scan of a character line where the cursor is to end.										
curskew	Cursor skew control. VGA.										
<6:5>	These bits control the skew of the cursor signal according to the following table:										
	curskew Skew										
	00 0 additional character delays										
	01 Move the cursor right by 1 character clock										
	10 Move the cursor right by 2 character clocks										
	11 Move the cursor right by 3 character clocks										
Reserved <7>	Writing has no effect. This field returns zero when read.										

Start Address High

CRTCC

Index	crtcx = 0Ch
Reset Value	0000 0000 b

startadd

							_
7	6	5	4	3	2	1	0

startadd <7:0> High order start address. VGA/MGA.

These are the middle eight bits of the start address. The 20-bit value from the **star-tadd** (**CRTCEXT0**<3:0>) high-order and low-order start address registers is the first address after the vertical retrace on each screen refresh.

Interleave configuration (see page 6-7)

The start address must meet the following criteria:

- Obtain a DDWORD (64-bit) linear address. In 24 bit/pixel modes, the address must conform to modulo 24 format. In all other display modes, the address must conform to modulo 8 format.

Non-interleave configuration

The start address must meet the following criteria:

- Obtain a DWORD (32-bit) linear address. In 24 bit/pixel modes, the address must conform to modulo 12 format. In all other display modes, the address must conform to modulo 4 format.

The modulo value is obtained from the zoom factor.

CRTCD										Start Address Low
Index Reset Value	crtcx	-								
				1						
		7	6	5	4	3	2	1	0	
startadd	Low ord	ler star	t addr	ess. V	GA/M	GA.				
<7:0>	These an page 4-1		ow-or	der eig	ght bit	s of th	e start	addre	ss. See	the CRTCC register on

Cursor Location High

CRTCE

Index Reset Value	crtcx 0000 (
					cur	loc					
		7	6	5	4	3	2	1	0		
curloc	High order cursor location. VGA.										
<7:0>	These are the high-order eight bits of the cursor address. The 16-bit bit value from the high-order and low-order cursor location registers is the character address where the cursor will appear. The cursor is available only in alphanumeric mode.										

CRTCF									Cursor Location Lov			
Index Reset Value	crtcx 0000 (
		7	6	5	4	3	2	1	0			
curloc <7:0>	Low order cursor location. VGA.											
			These are the low-order eight bits of the cursor location. See the CRTCE register of page 4-103.									

Vertical Retr	ace Start
----------------------	-----------

CRTC10

Index Reset Value	crtcx = 10h 0000 0000 b										
		VS	yncstr				_				
	7 6	5 4	3	2	1	0	_				
vsyncstr <7:0>	Vertical retrace star The vertical sync sin tical retrace start va in CRTC7 <2>, bit 9 The units can be on	gnal become lue (a 12-bit 9 is in CRT(e or two sca	es activ value) 27 <7>, n lines:	e when . The la and bi	ower e	eight b	its ar	re loca	ated he	re. Bit 8 is	
	 hsyncsel (CRT) hsyncsel – 1: 2 	<i>,</i>	0: 1 sca	n line							

• **hsyncsel** = 1: 2 scan lines

CRTC11				Vertical Retrace End
Index Reset Value	crtcx = 11h 0000 0000 b			
	crtcprotect	sel5rfs vinten	vintclr	vsyncend
	7	6 5	4	3 2 1 0
vsyncend	Vertical retrace e	end. VGA	A/MGA	
<3:0>		•		hes inactive when, after being activated, the lower ter reach the vertical retrace end value.
vintclr	Clear vertical int	terrupt. V	/GA/M	GA.
<4>	A '0' in vintclr	will clea	r the int	ernal request flip-flop.
	After clearing th allow the next in	-		errupt handler must write a '1' to vintclr in order to
vinten <5>	Enable vertical i	nterrupt.	VGA/N	/IGA.
	at enable ti '0' when v	ime, an i r inten is	nterrupt brought	nterrupt. If the interrupt request flip-flop has been set will be generated. We recommend setting vintclr to t low. be as an interrupt source.
sel5rfs	Select 5 refresh o	cycles. V	GA.	
<6>		AM refre	sh cycle	ain compatibility with the IBM VGA. It does not con- e (as in the IBM implementation). Refresh cycles are as.
crtcprotect	Protect CRTC re	egisters (-7. VG	A/MGA.
<7>	1: Disables w0: Enables wr	-		registers 0 to 7. omp (line compare) field of CRTC7 is not protected.

Vertical Display Enable End

CRTC12

Index	crtcx = 12h
Reset Value	0000 0000 b

<7:0>

vdispend

7	6	5	4	3	2	1	0

vdispend Vertical display enable end. VGA/MGA.

The vertical display enable end value determines the number of displayed lines per frame. The display enable signal becomes inactive when the vertical line counter reaches this value. Bits 7 to 0 are located here. Bit 8 is in **CRTC7**<1>, bit 9 is in **CRTC7**<6>, and bit 10 is in **CRTCEXT2**<2>.

CRTC13										Offset		
Index Reset Value	crtcx 0000 (
					off	set				_		
		7	6	5	4	3	2	1	0			
offset	Logical l	Logical line width of the screen. VGA/MGA.										
<7:0>	offset Logical line width of the screen. VGA/MGA.<7:0>These bits are the eight LSBs of a 10-bit value that is used to offset the cu start address to the beginning of the next character row. Bits 8 and 9 are in CRTCEXT0<5:4>. The value is the number of double words (dword (CF = 1) or single words (dword = 0) in one line.									its 8 and 9 are in register		

Underline Location

Index	crtcx = 14h								
Reset Value	0000 0000 b								
	Reserved dword	count4	undrow						
	7 6	5	4 3 2 1 0						
undrow	Horizontal row scar	n where	re the underline will occur. VGA.						
<4:0>	These bits specify the occurs.	he hori	rizontal row scan of a character row on which an underline						
count4<5>	(CRTC17<3>1: Causes the me divided by for), 'cou mory a ur. The	address counter to be clocked as defined by the count2 field unt by two bits'. address counter to be clocked with the character clock e count2 field, if set, will supercede count4 , and the mem- will be clocked every two character clocks.						
dword<6>	 Double word mode. VGA. O: Causes the memory addresses to be single word or byte addresses, as defined by the wbmode field (CRTC17<6>). 1: Causes the memory addresses to be double word addresses. 								
	See the CRTC17 re	gister f	for the address table.						
Reserved <7>	Writing has no effect	ct. This	is field returns zero when read.						

CRTC14


CRTC15										Start Vertical Blank
Index Reset Value	crtcx 0000 (
					vbl	kstr				-
		7	6	5	4	3	2	1	0	
vblkstr <7:0>	vertical l	ical bl blank	lank si start v	gnal b alue (a	ecome 12-bi	es activ t value	ve whe e). The	n the lower	eight	al line counter reaches the bits are located here. Bit 8 is are in CRTCEXT2 <4:3>.

End Vertica	l Blank	CRTC16									
Index Reset Value	crtcx = 16h 0000 0000 b										
	vblkend										
	7 6 5 4 3 2 1 0										
vblkend	End vertical blanking. VGA/MGA.										
<7:0>	The vertical blanking signal becomes inactive when, after being activated, the eigh lower bits of the internal vertical line counter reach the end vertical blanking value										

d Vartical DI .

MGA-2064W Specification

Index crtcx = 17h Reset Value 0000 0000 b



cms<0>

Compatibility mode support. VGA.

- 0: Select the row scan counter bit 0 to be output instead of memory counter address 13. See the tables below.
- 1: Select memory address 13 to be output. See the tables below.

Memory Address Tables

Legend:

- A: Memory address from the CRTC counter
- RC: Row counter
- MA: Memory address is sent to the memory controller

Double word access {dword (CRTC14<6>), wbmode} = 1X

	{addwrap,selrowscan:cms}							
Output	X00	X01	X10	X11				
MA0	' 0'	' 0'	' 0'	'0'				
MA1	' 0'	'0'	' 0'	·0'				
MA2	A0	A0	A0	A0				
MA3	A1	A1	A1	A1				
MA4	A2	A2	A2	A2				
MA5	A3	A3	A3	A3				
MA6	A4	A4	A4	A4				
MA7	A5	A5	A5	A5				
MA8	A6	A6	A6	A6				
MA9	A7	A7	A7	A7				
MA10	A8	A8	A8	A8				
MA11	A9	A9	A9	A9				
MA12	A10	A10	A10	A10				
MA13	RC0	A11	A11 RC0					
MA14	RC1	RC1	A12	A12				
MA15	A13	A13	A13 A13					

CRTC Mode Control

CRTC Mode Control

... CRTC17 ...

	{addwrap,selrowscan:cms}								
Output	000	001	010	011	100	101	110	111	
MA0	A13	A13	A13	A13	A15	A15	A15	A15	
MA1	A0	A0	A0	A0	A0	A0	A0	A0	
MA2	A1	A1	A1	A1	A1	A1	A1	A1	
MA3	A2	A2	A2	A2	A2	A2	A2	A2	
MA4	A3	A3	A3	A3	A3	A3	A3	A3	
MA5	A4	A4	A4	A4	A4	A4	A4	A4	
MA6	A5	A5	A5	A5	A5	A5	A5	A5	
MA7	A6	A6	A6	A6	A6	A6	A6	A6	
MA8	A7	A7	A7	A7	A7	A7	A7	A7	
MA9	A8	A8	A8	A8	A8	A8	A8	A8	
MA10	A9	A9	A9	A9	A9	A9	A9	A9	
MA11	A10	A10	A10	A10	A10	A10	A10	A10	
MA12	A11	A11	A11	A11	A11	A11	A11	A11	
MA13	RC0	A12	RC0	A12	RC0	A12	RC0	A12	
MA14	RC1	RC1	A13	A13	RC1	RC1	A13	A13	
MA15	A14	A14	A14	A14	A14	A14	A14	A14	

Byte access {dword, wbmode} = 01

	{addwrap,selrowscan:cms}							
Output	X00	X01	X10	X11				
MA0	A0	A0	A0	A0				
MA1	A1	A1	A1	A1				
MA2	A2	A2	A2	A2				
MA3	A3	A3	A3	A3				
MA4	A4	A4	A4	A4				
MA5	A5	A5	A5	A5				
MA6	A6	A6	A6	A6				
MA7	A7	A7	A7	A7				
MA8	A8	A8	A8 A8					
MA9	A9	A9	A9	A9				
MA10	A10	A10	A10	A10				
MA11	A11	A11	A11	A11				
MA12	A12	A12	A12	A12				
MA13	RC0	A13	RC0	A13				
MA14	RC1	RC1	A14	A14				
MA15	A15	A15	A15	A15				

... CRTC17

CRTC Mode Control

selrowscan <1>	Select row scan counter. VGA.							
	 0: Select the row scan counter bit 1 to be output instead of memory counter address 14. 1: Select memory address 14 to be output. See the tables in the cms field's description. 							
hsyncsel <2>	Horizontal retrace select. VGA/MGA.							
	0: The vertical counter is clocked on every horizontal retrace.1: The vertical counter is clocked on every horizontal retrace divided by 2.							
	This bit can be used to double the vertical resolution capability of the CRTC. All ver- tical timing parameters have a resolution of two lines in divided-by-two mode, includ- ing the scroll and line compare capability.							
count2	Count by 2. VGA/MGA.							
<3>	 0: The count4 field (CRTC14<5>) dictates if the character clock is divided by 4 (count4 = 1) or by 1 (count4 = 0). 1: The memory address counter is clocked with the character clock divided by 2 (count4 is 'don't care' in this case). 							
Reserved <4>	Writing has no effect. Reading will give 0's.							
addwrap <5>	Address wrap. VGA.							
	• 0: In word mode, select memory address counter bit 13 to be used as memory address bit 0. In byte mode, memory address counter bit 0 is used for memory address bit 0.							
	 1: In word mode, select memory address counter bit 15 to be used as memory address bit 0. In byte mode, memory address counter bit 0 is used for memory address bit 0. See the tables in the cms field's description. 							
wbmode <6>	Word/byte mode. VGA.							
	 0: When not in double word mode (dword (CRTC14<6>) = 0), this bit will rotate all memory addresses left by one position. Otherwise, addresses are not affected. In double word mode, this bit is 'don't care'. See the tables in the cms field's description. 1: Select byte mode. The memory address counter bits are applied directly to the video memory. 							
crtcrstN <7>	CRTC reset. VGA/MGA.							
	0: Force the horizontal and vertical sync to be inactive.1: Allow the horizontal and vertical sync to run.							

Line Compa	are	CRTC18						
Index	crtcx = 18h							
Reset Value	0000 0000 ь							
	linecomp							
	7 6 5 4 3 2 1 0							
linecomp <7:0>	Line compare. VGA/MGA.							
	When the vertical counter reaches the line compare value, the memory address counter is reset to '0'. This means that memory information located at 0 and up are displayed, rather than the memory information at the line compare.							
	 This register is used to create a split screen: Screen A is located at memory start address (CRTCC, CRTCD) and up. Screen B is located at memory address 0 up to the CRTCC, CRTCD value. 							
	The line compare value is an 11-bit value. Bits 7 to 0 reside here, bit 8 is in CRTC7 <4>, bit 9 is in CRTC9 <6>, and bit 10 is in CRTCEXT2 <7>. The line compare unit is always a scan line that is independent of the conv2t4 field (CRTC9 <7>).							
	The line commons is also used to compute the ventical line internue							

The line compare is also used to generate the vertical line interrupt.

CRTC22										CPU Read Latch
Index Reset Value	crtcx 0000 (
					сри	data				
		7	6	5	4	3	2	1	0	
cpudata <7:0>	CPU dat	a. VG	A.							
	•					•		-		controller CPU data latch. memory. The rdmapsl

These latches are loaded when the CPU reads from display memory. The **rdmapsl** field (**GCTL4**<1:0>) determines which of the four planes is read in Read Mode 0. This register contains color compare data in Read Mode 1.

Attributes Address/Data Select

Index Reset Value	crtcx 0000 0		1							
		attradsel			R	eserv	ed			
		7	6	5	4	3	2	1	0	
Reserved <6:0>	Writing l	nas no	effect	. This	field r	eturns	all ze	roes w	hen re	ad.
attradsel <7>	Attribute	es addr	ess/da	ta sele	ect. VO	GA.				
	• $0 \cdot Th$	a attrik	nutae c	ontrol	lorier	t whee	0 2000	nt an i	addrag	a voluo

- 0: The attributes controller is ready to accept an address value.
- 1: The attributes controller is ready to accept a data value.

CRTC24

CRTC26

Attributes Address

Index Reset Value	crtcx 0000 (
		Rese	erved	pas	oas attrx						
		7	6	5	4	3	2	1	0		
attrx<4:0>	VGA att	ributes	s addre	ess							
pas<5>	VGA pa	lette e	nable.								
Reserved <7:6>	Writing l	has no	effect	. This	field r	eturns	all zei	roes w	hen re		

• See the **ATTR** register on page 4-78.

CRTC Exte	ension						C	CRTC	EXT			
Address Attributes Reset Value	03DEh (I/O), mgabase1 + 1FD R/W, BYTE/WORD, STATIC nnnn nnnn 0000 0000 b	Eh (M	IEM)									
	crtcextd		Res	serve	ed		crtcextx					
15 14	13 12 11 10 9 8	7	6	5 4		3	2	1	0			
crtcextx <2:0>	CRTC extension index register. A binary value that points to the CRTC Extension register where data is to be written or read when the crtcextd field is accessed.											
	Register Name		Mnemonic		crtcextx address							
	Address Generator Extension	S	CRTCEXT0			00h						
	Horizontal Counter Extension	ıs	CRTCEXT1			01h						
	Vertical Counter Extensions		CRTCEXT2				02h					
	Miscellaneous		CRTCEXT3				03h					
	Memory Page register		CRTCEXT4				04h					
	Horizontal Video Half Count		CRTCEXT5				05h					
	Reserved (1)		00				5h - 07h					
	(1)Writing to a reserved index will give 0's.	has no) effect; r	readin	g fron	n a reserv	ed inde	ex				
Reserved <7:3>	Writing has no effect. This field ret	turns a	all zeroe	es wh	ien re	ad.						
crtcextd	CRTC extension data register.	CRTC extension data register.										
<15:8>	Retrieves or writes the contents of	the re	gister p	ointe	d to b	by the C	rtcext	x field				

Address Generator Extensions

CRTCEXT0

Index crtcextx = 00h**Reset Value** 0000 0000 b Reserved interlace offset startadd 7 2 1 0 6 5 4 3 startadd Start address bits 19, 18, 17, and 16. <3:0> These are the four most significant bits of the start address. See the **CRTCC** register on page 4-101. Logical line width of the screen bits 9 and 8. offset <5:4> These are the two most significant bits of the offset. See the CRTC13 register on page 4-108. Reserved Writing has no effect. This field returns zero when read. <6> interlace Interlace enable. <7> Indicates if interlace mode is enabled. • 0: Not in interlace mode. • 1: Interlace mode.

4-120 VGA Mode Registers

Horizontal Counter Extensions

Index crtcextx = 01h**Reset Value** 0000 0000 b hsyncoff vsyncoff hsyncstr hblkend hblkstr hrsten vrsten htotal 7 6 5 4 3 2 1 0 htotal Horizontal total bit 8. <0> This is the most significant bit of the **htotal** (horizontal total) register. See the **CRTC0** register on page 4-89. hblkstr Horizontal blanking start bit 8. <1> This is the most significant bit of the **hblkstr** (horizontal blanking start) register. See the **CRTC2** register on page 4-91. hsyncstr Horizontal retrace start bit 8. <2> This is the most significant bit of the **hsyncstr** (horizontal retrace start) register. See the **CRTC4** register on page 4-93. Horizontal reset enable. hrsten <3> When at '1', the horizontal counter can be reset by the VIDRST pin. hsyncoff Horizontal sync off. <4> • 0: HSYNC runs freely. • 1: HSYNC is forced inactive. vsyncoff Vertical sync off. <5> • 0: VSYNC runs freely. • 1: VSYNC is forced inactive. hblkend End horizontal blanking bit 6. This bit is used only in MGA mode (**mgamode** = 1; <6> see CRTCEXT3). Bit 6 of the End Horizontal Blanking value. See the **CRTC3** register on page 4-92. vrsten Vertical reset enable. <7> When at '1', the vertical counter can be reset by the VIDRST pin.

CRTCEXT1


CRTO	CEXT2
------	-------

Vertical Counter Extensions

Index	crtcex	xtx = ()2h								
Reset Value	0000 0	0000 b									
		linecomp	vsyn	icstr	vbl	kstr	vdispend		vtotal		
		7	6	5	4	3	2	1		0	
vtotal	Vertical total bits 11 and 10.										
<1:0>				•							cal total) register (the vertipage 4-95.
vdispend	Vertical display enable end bit 10.										
<2>	This is the most significant bit of the vdispend (vertical display end) register (the vertical display enable end is then 11 bits wide). See the CRTC12 register on page 4-107.										
vblkstr	Vertical I	blanki	ng star	t bits	11 and	± 10.					
<4:3>				•							tical blanking start) register RTC15 register on page 4-
vsyncstr	Vertical 1	retrace	start l	bits 11	and	10.					
<6:5>				0				-			ertical retrace start) register TC10 register on page 4-
linecomp	Line con	npare l	oit 10.								
<7>			•					•			pare) register (the line com- ge 4-115.

Miscellaneous

CRTCEXT3



 Scale
 Division Factor

 000
 /1

 001
 /2

 010
 /3

010	/3
011	/4
100	Reserved
101	/6
110	Reserved
111	/8

viddelay Video delay.

Specifies the delay between the CRTC signals and the delayed external signals. The number of delays to be added to the signal depends on the product's configuration:

viddelay	Configuration
00	4 MB board
01	2 MB board
1x	8 MB board

slow256<5> 256 color mode acceleration disable.

- 0: Direct frame buffer accesses are accelerated in VGA mode 13.
- 1: VGA Mode 13 direct frame buffer access acceleration is disabled. Unless otherwise specified, this bit should always be '0'.

csyncen<6> Composite sync enable.

Generates a composite sync signal on the VHSYNC/ pin.

- 0: Horizontal sync.
- 1: Composite sync (block sync).

... CRTCEXT3

Miscellaneous

mgamode MGA mode enable.

<7>

- 0: Select VGA compatibility mode. In this mode, VGA data to the RAMDAC is output on the DQ bus. The memory address counter clock will be selected by the count2 (CRTC17<3> and count4 (CRTC14<5>) bits. This mode should be used for all VGA modes up to mode 13, and for all Super VGA alpha modes. The VGA port of the RAMDAC should be selected. The load clock that is sent to the RAMDAC is VCLK (or VCLK/2 if mode 13 is selected). When mga**mode** = '0', the full frame buffer aperture mapped to **mgabase2** is unusable.
- 1: Select MGA mode. In this mode, the graphics engine data is output on the DQ bus. The memory address counter is clocked with the VCLK pin divided by 2. This mode should be used for all Super VGA graphics modes and all accelerated graphics modes. The main port of the RAMDAC should be selected. The load clock that is sent to the RAMDAC is always VCLK.

Index	crtcextx = 04							
Reset Value	0000 0000 b							
	Res.			page		1		
	7	6 5	4	3	2	1	0	
page	Page.							
	U 1			-				e full frame buffer throug ield must be programmed
	the VGA memor zero in VGA mo	y aperture de. Up to ad of or in	in Pow 8 Mby	ver Gra tes of 1 nction	aphic i memo with	mode. ry can	This fi be add	e full frame buffer throug ield must be programmed dressed. The page regist ame buffer aperture. <i>Comment</i>
	the VGA memory zero in VGA mo can be used inste	y aperture de. Up to ad of or in <i>Bits us</i>	in Pow 8 Mby 1 conju	ver Gra tes of 1 nction dress W	aphic n memo with WRAM	mode. ry can the M	This fi be add GA fra	ield must be programmed dressed. The page regist ame buffer aperture.
	the VGA memory zero in VGA mo can be used inste GCTL6<3:2>	y aperture de. Up to ad of or in <i>Bits uso</i> CRTC	in Pow 8 Mby n conju ed to add	ver Grates of 1 nction dress W <6:1>,	aphic memo with WRAM CPU2	mode. ry can the M A<16:0	This fi be add GA fra	ield must be programmed dressed. The page regist ame buffer aperture. <i>Comment</i>
	the VGA memory zero in VGA mo can be used inste GCTL6<3:2> 00	y aperture de. Up to ad of or in <i>Bits uso</i> CRTC	in Pow 8 Mby n conju ed to add EXT4< EXT4<	ver Grates of 1 nction dress W <6:1>,	aphic memo with WRAM CPU2	mode. ry can the M A<16:0	This fi be add GA fra	ield must be programmed dressed. The page regist ame buffer aperture. <u>Comment</u> 128K window

CRTCEXT5

Horizontal Video Half Count

Index Reset Value	crtcextx = 0 XXXX XXX									
Reset value		Λυ								
				hvid	lmid				7	
	7	6	5	4	3	2	1	0		
hvidmid	Horizontal vide	o hal	f count	t.						
<7:0>	U 1	n inte	rlaced	displa					ertical counter should be r is only used in interlace	

Start Horizontal Retrace + End Horizontal Retrace - Horizontal Total - 1

²

DAC Status	DACSTAT									
Address Attributes Reset Value	03C7h (I/O), mgabase1 + 1FC7h (MEM) RO, BYTE, STATIC 0000 0000 b									
	Reserved dsts									
	7 6 5 4 3 2 1 0									
dsts	This port returns the last access cycle to the palette.									
<1:0>	00: Write palette cycle11: Read palette cycle									
	Reads from the DAC write (3C8) or DAC status registers (3C7) do not interfere with read or write cycles, and they may take place at any time.									
Reserved <7:2>	This field returns all zeroes when read. Data read at 03C7h will not be transmitted to the RAMDAC, and the contents of the DACSTAT register will be presented on the PCI bus. Writes to 03C7h will be transmitted to the RAMDAC.									

FEAT		Feature Control
Address	03BAh (I/O), mgabase1 + 1FBAh (MEM) Write monoc	hrome
	03DAh (I/O), mgabase1 + 1FDAh (MEM) Write color	
	03CAh (I/O), 1FCAh (MEM) read	
Attributes	R/W, BYTE, STATIC	
Reset Value	0000 0000 ь	
	teat cp Reserved Bestch	
	7 6 5 4 3 2 1 0	
featcb0<0>	Feature control bit 0. VGA. General read/write bit.	
featcb1<1>	Feature control bit 1. VGA. General read/write bit.	
Reserved <7:2>	Writing has no effect. This field returns all zeroes when read	1.

	ress butes et Valu		R/W	03CEh (I/O), mgabase1 + 1FCEh (MEM) R/W, BYTE/WORD, STATIC nnnn nnnn 0000 0000 b										
	gctld							Reserved						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
•	ctlx 3:0>		A bina	ry valı	e that	points	egister. to the [•] ctld fi	VGA g			oller re	gister	where	data

Register name	Mnemonic	gctlx address
Set/Reset	GCTL0	00h
Enable Set/Reset	GCTL1	01h
Color Compare	GCTL2	02h
Data Rotate	GCTL3	03h
Read Map Select	GCTL4	04h
Graphic Mode	GCTL5	05h
Miscellaneous	GCTL6	06h
Color Don't Care	GCTL7	07h
Bit Mask	GCTL8	08h
Reserved (1)		09h - 0Fh

(1)Writing to a reserved index has no effect; reading from a reserved index will give 0's.

Reserved Writing has no effect. This field returns all zeroes when read.

<7:4>

gctld <15:8> Graphic controller data register.

Retrieve or write the contents of the register pointed to by the **gctlx** field.

Graphic Controller

GCTL

0

data is to be

GCTL0									Set/Reset		
Index Reset Value	gctlx = 00										
		Res	erved			set	trst		_		
	7	6	5	4	3	2	1	0			
setrst <3:0>	• 1: Set the	ow set byte, as	suming	g the c	corresp	ondin	g set/r	eset e	r video maps: nable bit is '1'. c enable bit is '0'.		
	This register is active when the graphics controller is in write mode 0 and enable set/ reset is activated.										
Reserved <7:4>	Writing has n	o effec	t. This	field	returns	all ze	roes w	when r	ead.		

Enable Set/Reset

Index gctlx = 01h**Reset Value** 0000 0000 b Reserved setrsten 2 3 1 0 7 6 5 4 setrsten Enable set/reset planes 3 to 0. VGA. <3:0> When a set/reset plane is enabled (the corresponding bit is '1') and the write mode is 0 (wrmode (GCTL5<1:0>) = 00), the value written to all eight bits of that plane represents the contents of the set/reset register. Otherwise, the rotated CPU data is used. This register has no effect when not in Write Mode 0. Reserved Writing has no effect. This field returns all zeroes when read. <7:4>

GCTL1

GCTL2										Color Compare
Index Reset Value	gctlx = 0 0000 000									
			Rese	erved			ref	col		_
		7	6	5	4	3	2	1	0	
refcol <3:0>	Mode 1 (rd a '1' in eac	repr dmc	resent a ode (Contraction of the second of t	a 4-bit CTL5 tion w	<3>) = here th	= 1), the four	ne data plane	i returi s equa	ned fro al the r	the host processor sets Rea om the memory read will b reference color value. Only age 4-138) register will be
Reserved <7:4>	Writing has	s no	effect	t. This	field 1	eturns	all ze	roes w	hen re	ead.

Data Rotate						GCTL	3
Index Reset Value	gctlx = 03 0000 0000						
		Reserved	funsel	ro	t	_	
	7	6 5	4 3	2 1	0]	
rot	Data rotate co	ount bits 2 to	0. VGA.				
<2:0>		L	•			r of positions to right-rotat 5<1:0>) = 00).	te
			sed as a mask ich pixel is wi	0	vith the	GCTL8 ('Bit Mask', page	4-
funsel	Function sele	ect. VGA.					
<4:3>	•	Ũ	cal operations nds on the wr		the video	o memory data latches and	l
		funsel	Function				
		00	Source unm	odified			
		01	Source ANE	latched d	ata		
		10	Source OR 1	atched dat	a		
		11	Source XOR	latched d	ata		
Reserved <7:5>	Writing has n	o effect. Thi	s field returns	all zeroes	when re	ead.	

GCTL4								Read Map Select
Index Reset Value	gctlx = 04h 0000 0000 b							
		Rese	erved			rdm	apsl	
	7 6	5	4	3	2	1	0	
rdmapsl <1:0>	Read map select. V			1 1	1	6.4		
	1	when in	Read	Mode	0. Thi		•	y map number from which no effect on the color com-
Reserved <7:2>	Writing has no effe	ect. This	field 1	eturns	all ze	roes w	hen re	ad.

Graphics Mode

Index Beest Value	gctlx = 05h											
Reset Value	0000 0000 Б											
	Reserved mode256 srintmd gcoddevmd Reserved wrmode											
	7 6 5 4 3 2 1 0											
wrmode	Write mode select. VGA.											
<1:0>	These bits select the write mode:											
	00 In this mode, the host data is rotated and transferred through the set/											
	 reset mechanism to the input of the Boolean unit. 01 In this mode, the CPU latches are written directly into the frame buffer. The BLU is not used. 											
	10 In this mode, host data bit n is replicated for every pixel of memory plane n, and this data is fed to the input of the BLU.											
	11 Each bit of the value contained in the setrst field (GCTL0 <3:0>) is replicated to 8 bits of the corresponding map expanded. Rotated sys- tem data is ANDed with the GCTL8 ('Bit Mask', page 4-139) register to give an 8-bit value which performs the same function as GCTL8 in Modes 0 and 2.											
rdmode	Read mode select. VGA.											
<3>	 0: The host reads data from the memory plane selected by GCTL4, unless chain (SEQ4<3>) equals 1 (in this case, the read map has no effect). 1: The host reads the result of the color comparison. 											
gcoddevmd <4>	Odd/Even mode select. VGA											
776	 0: The GCTL4 (Read Map Select) register controls which plane the system read data from. 1: Selects the odd/even addressing mode. It causes CPU address bit A0 to replace bit 0 of the read plane select register, thus allowing A0 to determine odd or even plane selection. 											
srintmd <5>	Shift register interleave mode. VGA.											
	 0: Normal serialization. 1: The shift registers in the graphics controller format: Serial data with odd-numbered bits from both maps in the odd-numbered map Serial data with the even-numbered bits from both maps in the even-numbered maps. 											

mode256<6>	 256-color mode. VGA. 0: The loading of the shift registers is controlled by the srintmd field. 1: The shift registers are loaded in a manner which supports 256-color mode.
Reserved <7> <2>	Writing has no effect. These fields return all zeroes when read.

Miscellaneo	ous						GCTL6
Index Reset Value	gctlx = 06h 0000 0000 1						
		Reserved		memmapsl	even	gcgrmode	7
	7	6 5	4	3 2	1	0	
gcgrmode <0>		alpha mode,	and th		•		lressing system is activated. g system is not used.
chainodd even<1>	addressi • 1: Allows A memma	signal of the ng. A0 to be repl	memo aced b	y either the the hpgoc	e A16 s	ignal of	ring system memory f the system address (if 5>, odd/even page select)
memmapsl <3:2>	Memory map These bits sele				s mapp	ed, as s	hown below:
	m	emmapsl	Add	ress			
		00 01 10 11	A00 A00 B00	00 - BFFF 00 - AFFF 00 - B7FF 00 - BFFF	Fh Fh		
Reserved	Writing has no					when re	ead.

<7:4>

GCTL7		Color Don't Care
Index Reset Value	gctlx = 07h 0000 0000 b	
	Reserved colcom	pen
	7 6 5 4 3 2	1 0
colcompen <3:0>	Color enable comparison for planes 3 to 0. VGA When any of these bits are set to '1', the associa pare read cycle.	
Reserved <7:4>	Writing has no effect. This field returns all zeroe	es when read.

Bit Mask		GCTL8
Index Reset Value	gctlx = 08h 0000 0000 b	
	wrmask	
	7 6 5 4 3 2 1 0	
wrmask <7:0>	Data write mask for pixels 7 to 0. VGA. If any bit in this register is set to '1', the corresponding bit in all planes m by the selected write mode and system data. If any bit is set to '0', the co bit in each plane will not change.	•

INSTS0													Inp	ut S	ita
Address	03C2h	n (I/O)	, mga	base1	1 + 1F	C2h (N	AEM)	Rea	d						
Attributes	RO, B	YTE,	STAT	IC											
Reset Value	N/A														
		crtcintCRT			switchsns		Rese	erve	d						
		7	6	5	4	3	2	1		0					
Reserved <3:0>	Writing	has no	effect	. This	field r	eturns	all ze	eroes	wl	nen r	ead	•			
switchsns <4>	Switch s Always				has no	effect	•								
featin10 <6:5>	Feature i Always	-				no eff	ect.								
crtcintCRT <7>	Interrupt														
	0: Ver1: Ver	rtical r rtical r			-										

Address			-							C < 0 > = 0, i.e mono C < 0 > = 1, i.e color	
Attributes		BYTE,	-					,	,		,
Reset Value	N/A										
		Poor	erved	dia	vretrace Vretrace			Reserved		hretrace	
					-					7	
		7	6	5	4	3	2	1	0		
hretrace <0>	Display 0: Inc 1: Inc 	licates	an act								
vretrace <3>	Vertical retrace.										
~ 52		0: Indicates that no vertical retrace interval is occurring.1: Indicates a vertical retrace period.									
diag	Diagnos	stic.									
<5:4>		e contro			•				0	t color outputs of th etermines which col	
		١	vidstn	าx		di	ag				
		5		4	5		4				
		0		0	PD		PD				
		0		1	PD:		PD				
		1		0	PD:		PD				
		1		1	PD	/	PD	n l			

Reserved Writing has no effect. These fields return all zeroes when read.

<7:6> <2:1>

MISC	Miscellaneo	ous Output							
Address	03C2h (I/O), mgabase1 + 1FC2h (MEM) Write 03CCh (I/O)								
Attributes Reset Value	mgabase1 + 1FCCh (MEM) Read R/W, BYTE, STATIC 0000 0000 b								
	vsyncpol hsyncpol hpgoddev videodis clksel rammapen ioaddsel								
	7 6 5 4 3 2 1 0								
ioaddsel <0>	I/O address select. VGA.								
	 0: The CRTC I/O addresses are mapped to 3BXh and the STATUS register mapped to 03BAh for MDA emulation. 1: CRTC addresses are set to 03DXh and the STATUS register is set to 03D CGA emulation. 								
rammapen	Enable RAM. VGA.								
<1>	Logical '0': disable mapping of the frame buffer on the host bus.Logical '1': enable mapping of the frame buffer on the host bus.								
clksel	Clock selects. VGA/MGA.								
<3:2>	 These bits select the clock source that drives the hardware. 00: Select the 25.175 MHz clock. 01: Select the 28.322 Mhz clock. 1X: Reserved in VGA mode. Used to program and control the PLL. 								
videodis <4>	Video disable. VGA This bit is reserved and read as '0'.								
hpgoddev	Page bit for odd/even. VGA.								
<5>	This bit selects between two 64K pages of memory when in odd/even0: Selects the low page of RAM.1: Selects the high page of RAM.	mode.							

Miscellaneous Output

hsyncpol Horizontal sync polarity. VGA/MGA.
<6>

- Logical '0': active high horizontal sync pulse.
- Logical '1': active low horizontal sync pulse.

The vertical and horizontal sync polarity informs the monitor of the number of lines per frame.

VSYNC	HSYNC	Description
		768 lines per frame
+	+	(marked as Reserved for IBM VGA)
-	+	400 lines per frame
+	-	350 lines per frame
-	-	480 lines per frame

vsyncpol

Vertical sync polarity. VGA/MGA.

- <7>
- Logical '0': active high vertical sync pulse
- Logical '1': active low vertical sync pulse

SEQ													S	eque	ncer
Address Attributes Reset Value		03C4h (I/O), mgabase1 + 1F R/W, BYTE/WORD, STATIC nnnn nnnn 0000 0000 b					C4h (N								
		seqd					R	eserv	ed			seqx			
15 14	13	12	11	10	9		8	7	6	5	4	3	2	1	0
seqx Sequencer index register. <2:0> A binary value that points to the VGA sequencer register where data is to be written or read when the seqd field is accessed.															
			Reg	ister n	ame			Mi	nemonio	s se	eqx add	dress			
			Res	set				5	SEQ0		00h				
			Clo	cking	Mod	e		5	SEQ1		01h				
			Ma	p Mas	k			5	SEQ2		02h				
			Cha	aracter	Map	S	elect	5	SEQ3		03h				
			Me	mory	Mode	•		5	SEQ4		04h				
			Res	served	(1)						05h - 0	7h			
					-				has no give O's		reading				
Reserved <7:3>	W	Vriting	; has n	o effe	ct. Th	nis	field	eturns	all zer	oes w	hen rea	ıd.			
seqd	S	equen	cer da	ta regi	ister.										
<15:8>	R	letriev	e or w	rite th	e con	te	nts of	the reg	ister th	at is p	ointed	to by	the sec	qx fiel	d.

Reset										SEQ0
Index Reset Value	seqx = 0000 00		1							
				Rese	erved			syncrst	asyncrst	
		7	6	5	4	3	2	1	0	
asyncrst <0>	nous not	the II sly. F stop t	BM V or MC	GA, th GA, thi emory	is bit is bit c contro	an be oller.	read o	r writt	en (foi	p the sequencer asynchro- r compatibility) but it does nchronous reset.
syncrst <1>	• 0: For the a mean of the other sectors and	 1: For the IBM VGA, this bit is used to remove the asynchronous reset. Synchronous reset. VGA. 0: For the IBM VGA, this bit was used to clear and stop the sequencer at the end of a memory cycle. For MGA, this bit can be read or written (for compatibility), but it does not stop the memory controller. The MGA-2064W does not require that this bit be set to '0' when changing any VGA register bits. 1: For the IBM VGA, used to remove the synchronous reset. 								
Reserved <7:2>	Writing h	as no	effect	. This	field r	eturns	all ze	roes w	hen re	ead.

SEQ1									Clocking Mode
Index Reset Value	seqx = 0000 0								
		Reserved	scroff	shiftfour	dotclkrt	shftldrt	Reserved	dotmode	
		7 6	6 5	4	3	2	1	0	
dotmode <0>	9/8 dot m	node. VG	A.						
\ 02		e sequenc e sequenc	-						
shftldrt <2>	Shift/load	d rate. VO	GA.						
	• 1: The		s control	ler shi	ft regis				very character clock. very other character clock.
dotclkrt <3>	Dot clock	k rate. VO	GA.						
<32	• 1: The	e dot cloc	k rate is	slowe	d to on	e-half	the cl	ock at	he VCLK pin. the VCLK pin. The charac- lf their normal speed.
shiftfour <4>	Shift four	r. VGA.							
<42	• 1: The		s controll	ler shi	ft regis				very character clock. very fourth character clock.
scroff <5>	Screen of	ff. VGA/	MGA.						
N	• 1: Tur		video, a	nd ma					th is assigned to the system. generated normally.
Reserved <7:6> <1>	Writing h	nas no eff	ect. The	se fiel	ds retu	n all z	zeroes	when	read.

Map Mask	S	EQ2								
Index Reset Value	seqx = 02h 0000 0000 b									
	Reserved plwren									
	7 6 5 4 3 2 1 0									
plwren	Map 3, 2, 1 and 0 write enable. VGA.									
<3:0>	A '1' in any bit location will enable CPU writes to the corresponding video me map. Simultaneous writes occur when more than one bit is '1'.	emory								
Reserved <7:4>	Writing has no effect. This field returns all zeroes when read.									

SEQ3									С	haracter Map Select
Index	seqx =									
Reset Value	0000 0)000 b	1							
			ved	sel	se		D		D O C	
			Keser	napase	mapb			2	lliapuse	
			ž	٤	٤	1		1	Ē	1
		7	6	5	4	3	2	1	0	

This register is reset by the reset pin (PRST/), or by the **asyncrst** field of the **SEQ0** register.

mapbsel Map B select bits 2, 1, and 0. VGA.

<4,1:0>

These bits are used for alpha character generation when the character's attribute bit 3 is '0', according to the following table:

mapbsel	Map#	Map location
000	0	1st 8KB of Map 2
001	1	3rd 8KB of Map 2
010	2	5th 8KB of Map 2
011	3	7th 8KB of Map 2
100	4	2nd 8KB of Map 2
101	5	4th 8KB of Map 2
110	6	6th 8KB of Map 2
111	7	8th 8KB of Map 2

mapasel <5,3:2>

Map A select bits 2, 1, and 0. VGA.

These bits are used for alpha character generation when the character's attribute bit 3 is '1', according to the following table:

mapasel	Map#	Map location
000	0	1st 8KB of Map 2
001	1	3rd 8KB of Map 2
010	2	5th 8KB of Map 2
011	3	7th 8KB of Map 2
100	4	2nd 8KB of Map 2
101	5	4th 8KB of Map 2
110	6	6th 8KB of Map 2
111	7	8th 8KB of Map 2

Reserved <7:6>

Writing has no effect. This field returns all zeroes when read.

Memory Mo	ode	SEQ4							
Index Reset Value	seqx = 04h 0000 0000 b								
	Reserved Reserved Reserved								
	7 6 5 4 3 2 1 0								
memsz256 <1>	256K memory size.								
	 Set to '0' when 256K of memory is not installed. Address bits 14 and 15 forced to '0'. Set to '1' when 256K of memory is installed. This bit should always be ' 								
seqoddevmd	Odd/Even mode. VGA.								
<2>	 0: The CPU writes to Maps 0 and 2 at even addresses, and to Maps 1 and 3 at odd addresses. 1: The CPU writes to any map. 								
	Note: In all cases, a map is written unless it has been disabled by the map n register.	ıask							
chain4 <3>	Chain four. VGA.								
	 0: The CPU accesses data sequentially within a memory map. 1: The two low-order bits A0 and A1 select the memory plane to be access system as shown below: 	sed by the							
	A<1:0> Map selected								
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$								
Reserved	Writing has no effect. These fields return all zeroes when read								

Reserved

Writing has no effect. These fields return all zeroes when read.

<7:4> <0>



Chapter 5: Programmer's Specification This chapter includes:

PCI Interface	5-2
WRAM Interface	. 5-11
Chip Configuration and Initialization	. 5-14
Direct Frame Buffer Access	. 5-18
Drawing in Power Graphic Mode	. 5-19
CRTC Programming	. 5-50
Interrupt Programming	. 5-58
DCI Support and Programming	. 5-59
Power Saving Features	. 5-60

5.1 PCI Interface

5.1.1 Direct Access Read Cache

Direct read accesses to the frame buffer (either by the MGA full frame buffer aperture or the VGA window) are cached by one 4-dword cache entry. After a hard or soft reset, the cache is emptied and the first direct read from the frame buffer fills the cache. Normally this read takes 10 pclks to complete. If the data of the following read is in the cache (as it normally should be three times out of four), the data phase of the access will be completed in 2 pclks.

The following situations will cause a cache flush, in order to maintain data coherency:

- 1. A write access to the frame buffer (MGABASE2 or VGA frame buffer).
- 2. A write to the VGA registers (either I/O or memory).
- 3. Read accesses by the EPROM, RAMDAC, or external devices.
- 4. A VGA frame buffer read in VGA compatibility mode (**mgamode** = 0).
- 5. A hard or soft reset.

Note: The cache is not flushed when the frame buffer configuration is modified (or when the drawing engine writes to a cached location). It is therefore the software's responsibility to invalidate the cache using one of the methods listed above whenever any bit that affects the frame buffer configuration or contents is written.

5.1.2 Big Endian Support

PCI may be used as an expansion bus for either little-endian or big-endian processors. The host-to-PCI bridge should be implemented to enforce address-invariance, as required by the *PCI Specification*. Address invariance means, for example, that when memory locations are accessed as bytes they return data in the same format. When this is done, however, non 8-bit data will appear to be 'byte-swapped'. Certain actions are then taken within the MGA-2064W to correct this situation.

The exact action that will be taken depends on the data size (the MGA-2064W must be aware of the data size when processing big-endian data). The data size depends on the location of the data (the specific memory space), and the pixel size (when the data is a pixel).

There are six distinct memory spaces:

- 1. Configuration space.
- 2. Boot space (EPROM).
- 3. I/O space.
- 4. Register space.
- 5. Frame buffer space.
- 6. ILOAD and IDUMP space.

Configuration space

Each register in the configuration space is 32 bits, and should be addressed using dword accesses. For these registers, no byte swapping is done, and bytes will appear in different positions, depending on the endian mode of the host processor. You must keep in mind that the MGA-2064W chip specification is written from the point of view of a little endian processor, and that the chip powers up in little endian mode.

Boot space (EPROM)

As with the configuration space, no special byte translation takes place. Proper byte organization can be achieved through correct EPROM programming. That is, data should be stored in big endian format for

big endian processors, and in little endian format for little endian processors.

I/O space

Since I/O is only used on the MGA-2064W for VGA emulation, it should theoretically only be enabled on (little endian) x86 processors. However, it is still possible to use the I/O registers with other processor types because I/O accesses are considered to be 8-bit. In such a case, bytes should not be swapped anyway.

Byte swapping considerations aside, MGA-2064W I/O operations are mapped at fixed locations, which renders them incompatible with PCI's Plug and Play philosophy. This presents a second reason to avoid using the MGA-2064W I/O mapping on non x86 platforms.

Register space


The majority of the data in the register space is 32 bits wide, with a few exceptions:

- The VGA compatibility section. Data in this section is 8 bits wide.
- The RAMDAC. Data in this section is 8 bits wide.
- External devices. In this case, the width of the data cannot be known in advance.

Byte swapping for big endian processors can be enabled in the register space by setting the **OPTION** configuration space register's **powerpc** bit to 1.

Setting the **powerpc** bit ensures that a 32-bit access by a big endian processor will load the correct data into a 32-bit register. In other words, when data is treated as 32 bit-quantities, it will appear in the identical way to both little and big endian processors. Note however that byte and word accesses will not return the same data on both little and big endian processors.

In the register mapping tables in Chapter 3, all addresses are given for a little endian processor



powerpc = 0


PCI Bus							
31	24	23	16	15	8	7	0
pixels	8<7:0>	pixels	<7:0>	pixels	<7:0>	pixel	s<7:0>
Internal Re	gister						
31	24	23	16	15	8	7	V 0
By	te 3	Byt	ie 2	By	te 1	Ву	rte 0

Frame buffer space

PCI Bus

The frame buffer is organized in little endian format, and byte swapping depends on the size of the pixel. As usual, addresses are not modified.

Swapping mode is directed by the **dirDataSiz** field of the **OPMODE** host register. This field is used for direct access either through the VGA frame buffer window or the full memory aperture. The only exception is 24 bits/pixel mode, which is correctly supported only by little endian processors.



32 bits/pixel, dirDataSiz = 10

16 bits/pixel, dirDataSiz = 01

Pixel N+1	16 15	Pixel N	1	0	
)> R<4:0> G·	<4:3> G<2:0	0> B<4:0>	R<4:0> G<4:3>		
V0<7:0)> Y(0<7:0>	U0<7:0>		
Pixel N+1	16 15	Pixel N		0	
R<4:0> G<4:0> B<4:0>			R<4:0> G<4:0> B<4:0>		
Y1<7:()> U(0<7:0>	Y0<7:0>		
	D> R<4:0> G V0<7:0 Pixel N+1 4:0> G<4:0> B<4:0>	N> R<4:0> G<2:0 V0<7:0> Y0 Pixel N+1 16 15 4:0> G<4:0> B<4:0>	R<4:0> G<4:3> G<2:0> B<4:0> V0<7:0> Y0<7:0> Pixel N+1 16 15 4:0> G<4:0> B<4:0> R<4:0> G<4:0>	R<4:0> G<4:3> G<2:0> B<4:0> R<4:0> G<4:3> V0<7:0> Y0<7:0> U0<7:0> Pixel N+1 16 15 Pixel N 4:0> G<4:0> B<4:0> R<4:0> G<4:0> B<4:0>	

8 bits/pixel, dirDataSiz = 00

PCI	Bus											
31	Pixel N+3	24 2	23	Pixel N+2	16	15	Pixe	el N+1	8	7	Pixel N	0
	pixels<7:0>		р	ixels<7:0>			pixel	s<7:0>			pixels<7:0>	
_												
Fran	ne Buffer											
31	Pixel N+3	24 2	23	Pix y l N+2	16	15	Pix	I N+1	8	7	Pivel N	0
	pixels<7:0>		р	ixels<7:0>			pixel	s<7:0>			pixels<7:0>	

ILOAD & IDUMP space (DMAWIN)

Access to this space requires the same considerations as for the direct access frame buffer space (described previously), except that the **dmaDataSiz** field of the **OPMODE** register is used instead of **dirDataSiz** (for IDUMP or ILOAD operations in DMA BLIT WRITE mode). Other DMA modes - DMA General Purpose or DMA Vector Write - should set **dmaDataSiz** to '10'.

5.1.3 Host Pixel Format

There are several ways to access the frame buffer. The pixel format used by the host depends on the following:

- The current frame buffer's data format
- The access method
- The processor type (big endian or little endian)
- The control bits which select the type of byte swapping

The supported data formats are listed below, and are shown from the processor's perspective. The supported formats for direct frame buffer access, ILOAD, and IDUMP are explained in their respective sections of this chapter.

Note: For big endian processors, these tables assume that the CPU-to-PCI bridge respects the *PCI Specification*, which states that byte address coherency must be preserved. This is the case for PREP systems and for Macintosh computers.

Pixel Format (from the processor's perspective)

	0-bit A							
	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0				
0	Pixel 3	Pixel 2	Pixel 1	Pixel 0				
1	:	:	:	:				
2	:	:	:	:				
3	:	:	:	:				

8-hit A

8-bit B

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
```

0	Pixel 0	Pixel 1	Pixel 2	Pixel 3
1	:	:	:	:
2	:			:
3	:	:	:	:

16-bit A

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0	Pixel 1	Pixel 0
1	:	:
2	:	:
3	:	:

16-bit B

31 30 29 28 27 26 25 24 23 22	2 21 20 19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0
-------------------------------	---------------------------------	---------------------------

0	Pixel 0	Pixel 1
1	:	:
2	:	:
3	:	:

32-bit A

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0	Alpha Pixel 0	Red Pixel 0	Green Pixel 0	Blue Pixel 0
1	Alpha Pixel 1	Red Pixel 1	Green Pixel 1	Blue Pixel 1
2	Alpha Pixel 2	Red Pixel 2	Green Pixel 2	Blue Pixel 2
3	:	:	:	:

32-bit B

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0	Alpha Pixel 0	Blue Pixel 0	Green Pixel 0	Red Pixel 0
1	Alpha Pixel 1	Blue Pixel 1	Green Pixel 1	Red Pixel 1
2	Alpha Pixel 2	Blue Pixel 2	Green Pixel 2	Red Pixel 2
3	:	:	:	:

24-bit A

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0	Blue Pixel 1	Red Pixel 0	Green Pixel 0	Blue Pixel 0
1	Green Pixel 2	Blue Pixel 2	Red Pixel 1	Green Pixel 1
2	Red Pixel 3	Green Pixel 3	Blue Pixel 3	Red Pixel 2
3	Blue Pixel 5	Red Pixel 4	Green Pixel 4	Blue Pixel 4
4	:	:	:	:

24-bit B

31 30 29 28 27 26 25 24 2	23 22 21 20 19 18 17 16 $^{\prime}$	5 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
---------------------------	-------------------------------------	----------------------	-----------------

0	Red Pixel 1	Blue Pixel 0	Green Pixel 0	Red Pixel 0
1	Green Pixel 2	Red Pixel 2	Blue Pixel 1	Green Pixel 1
2	Blue Pixel 3	Green Pixel 3	Red Pixel 3	Blue Pixel 2
3	Red Pixel 5	Blue Pixel 4	Green Pixel 4	Red Pixel 4
4	:	:	:	:

	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
0	V0	Y1	UO	Y0
1	V2	Y3	U2	Y2
2	V4	Y5	U4	Y4
3	:	:	:	:

YUV A

YUV B

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0	Y1	VO	YO	UO
1	Y3	V2	Y2	U2
2	Y5	V4	Y4	U4
3	:	:	:	:

YUV C

3	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
0	Y0	UO	Y1	V0
1	Y2	U2	Y3	V2
2	Y4	U4	Y5	V4
3	:	:	:	:

YUV D

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
																																i .

0	U0	Y0	V0	Y1
1	U2	Y2	V2	Y3
2	U4	Y4	V4	Y5
3	:	:	:	:

MONO A

	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	P31																														P0
1	P63																													F	P32
2	P95																													F	P64
3															:																

P = 'pixel'

MONO B

	31 30	29	28 27	26	25 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	P24				P31	P1	6			••		F	P23	P8			•			F	P15	P0							P7
1	P56				P63	P4	8			••		F	P55	P4()		•			F	P47	P32	2					F	-39
2	P88				P95	P8	0		•			F	P87	P72	2		•			F	P79	P64	1					F	P71
3			:																						:				

MONO C

	31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	P0																													F	P31
1	P32																													F	P63
2	P64																													F	95
3																															

5.2 WRAM Interface

5.2.1 Frame Buffer Organization

The MGA-2064W supports up to three banks of memory. Banks 0 and 1 are 2 Mbytes each, while Bank 2 is 4 Mbytes. Using this configuration, it is possible to design a 2, 4, or 8 MByte product.

- Bank 0: 2 x 256Kx32 WRAM. Used as frame buffer memory.
- Bank 1: 2 x 256Kx32 WRAM. Used as frame buffer memory (optional).
- Bank 2: 4 x 256Kx32 WRAM. Used as frame buffer memory (optional).

There are three different frame buffer organizations, described below:

- VGA mode
- Power Graphic mode (non-interleave)
- Power Graphic mode (interleave)


In Power Graphic mode, the resolution depends on the amount of available memory. The following table shows the memory requirements for each resolution and pixel depth. When 4M or 8M are required, interleave mode must be selected in order to have the proper bandwidth on the serial port.

Supported resolutions

Resolution	8-bit	16-bit	24-bit	32-bit
640 x 480	2M	2M	2M	2M
720 x 480	2M	2M	2M	2M
720 x 576	2M	2M	2M	2M
768 x 576	2M	2M	2M	2M
800 x 600	2M	2M	2M	2M
920 x 720	2M	2M	2M	4M
1024 x 768	2M	2M	4M	4M
1152 x 882	2M	2M	4M	4M
1280 x 1024	2M	4M	4M	8M
1600 x 1200	2M	4M	8M	-

5.2.1.1 VGA mode


In VGA mode, the frame buffer can be up to 1M. In a 64-bit slice, byte line 0 is used as plane 0; byte line 1 is used as plane 1; byte line 2 is used as plane 2; byte line 3 is used as plane 3. Byte lines 4-7 are not used, and the contents of this memory are preserved. The contents of memory banks 1, 2, and 3 are also preserved.



(1) All addresses are hexadecimal byte addresses which correspond to pixel addresses in 8 bits/pixel mode.

5.2.1.2 Power Graphic Mode (non-interleave)

In this case, the frame buffer can be 2M, 4M, or 8M. This mode can be used with either a 32- or 64-bit RAMDAC.




- (1) All addresses are hexadecimal byte addresses which correspond to pixel addresses in 8 bits/pixel mode.
- (2) This memory cannot be used for display, but must be used only for off-screen storage.

5.2.1.3 Power Graphic Mode (interleave)

The **interleave** bit in the **OPTION** register is used to configure the memory in interleave mode. A minimum of 4Mbytes (Banks 0 and 1) and a 64-bit RAMDAC are required for interleave mode.

Interleave organization



(1) All addresses are hexadecimal byte addresses which correspond to pixel addresses in 8 bits/pixel mode.

5.2.2 Pixel Format

The slice is 64 bits long and is organized as follows. In all cases, the least significant bit is 0. The Alpha part of the color is the section of a pixel that is not used to drive the RAMDAC. Note that the data is always true color, but in 8 bit/pixel formats pseudo color can be used when shading is not used.

The 24 bit/pixel frame buffer organization is a special case wherein there are three different slice types. In this case, one pixel can be in two different slices.

32	bits/	pixel																						
	63										32	31											0	
					Ρ	1												P0						
24	bits/	pixel																						
	63	-	6 55		48	47		40	39		32	31		24	23		16	51	5		8	7	0	
			P2							P1									P	' 0				1
		P5					P4									P	3					P	2	1
				P7									P6								P5			
16	bits/	pixel																						
	63				48	47					32	31					16	51	5				0	
			P3					Ρ	2					Ρ	1						P0			
8 b	oits/p	ixel																						
	63	56	6 55		48	47		40	39		32	31		24	23		16	51	5		8	7	0	_
		P7		P6			P5			P4			P3			P2	2		F	°1		P	0	
Мо	nocł	hrome	•																					
í	63																						0	-
	P63																						PO)
For	each	n of the	ese m	nodes,	the	e pix	kels a	are a	rrar	nged	as fo	ollo	ws:											
32	bits/	pixel																						
	31				24	23					16	15					8		7				0	
	7	A	lpha		0	7		Re	ed		0	7		Gre	en		0	-	7		Blue	9	0	
24	bits/	pixel																						
		-				23					16	15					8	3	7				0	
						7		R	ed		0	7		Gr	een		C)	7		Blu	е	0	
16	bits/	pixel ((5:5:	5)																				
				-,								15	14			10	9			5	4		0	
												0	4	Red	k	0	4	Gr	een	0	4	Blue	e 0	٦
											Alp	bha												
16	bits/	pixel ((5:6:	5)																				
	5107	PIACI	(0.0.	0)								15			11	10				5	4		0	
												4	Re	d	0	5	G	ree	en	0	4	Blue		_
8 b	oits/p	ixel																			•			
		-																	7	5	4	2	1 0	
																			2	0	2	0	1 0	
																		_	Re	d	Gr	een	Blue	-
8 b	oits/p	ixel																						
																		-	7				0	
																				Pse	eudo	Color		

MGA-2064W Specification

5.3 Chip Configuration and Initialization

5.3.1 Reset

The MGA-2064W can be both hard and soft reset. Hard reset is achieved by activating the PRST/ pin for more than 2 pclks. There is no need for the PRST/ pin to be synchronous with any clock. Pulses shorter than 2 pclks will not trigger a hard reset.

- A hard reset will reset all chip registers to their reset values if such values exist. Refer to the individual register descriptions in Chapter 4 to determine which bits are hard reset.
- All state machines are reset (possibly with termination of the current operation).
- FIFOs will be emptied, and the cache will be invalidated.
- A hard reset will activate the local bus reset (EXTRST/) in order to reset expansion devices when required. The EXTRST/ signal is synchronous on PCLK, but not on GCLK.

The state of the straps are read and registered internally upon hard reset. A soft reset will not re-read the external straps or change the state of the **vgaioen** bit of the **OPTION** register. The state of the biosen internal strap cannot be read directly, but a test can be done to find its value. If the **ROMBASE** address can be written, then biosen = '1' otherwise biosen = '0'. The vgaboot strap is bit 23 of the **CLASS** register.

Strap Name	Pins	Description
biosen	MDQ<6>	Indicates whether a ROM is installed ('1') or not ('0'). The biosen strap also controls the biosen field of the OPTION register.
		sen suap also controls the biosen nerd of the of from register.
pid<4:0>	MDQ<4:0>	User-defined
vgaboot	MDQ<5>	Indicates whether the VGA I/O locations are decoded ('1') or not ('0') only if the vgaioen bit has not been written. The vga- boot strap also controls the CLASS register, setting the class field to 'Super VGA compatible controller' ('1') or to 'Other display controller' ('0').

A soft reset is performed by programming a '1' into bit 0 of the **RST** host register. Soft reset will be maintained until a '0' is programmed (see the **RST** register description on page 4-61 for the details).

The soft reset should be interpreted as a drawing engine reset more than as a general soft reset. The video circuitry and the VGA registers, for example, are not affected by a soft reset. Only circuitry in the host section which affects the path to the drawing engine will be reset. Soft reset has no effect on the EXTRST/ line.

5.3.2 Power Up Sequence

Aside from the PCI initialization, certain bits in the **OPTION** register must be set, according to the devices in the system that the chip is used in. These bits, shown in the following table, are vital to the correct behavior of the chip:

Name	Reset Value	Description
eepromwt	' 0'	To be set to '1' if a FLASH ROM is used, and writes are to be done
		to the ROM.
nogscale	·0'	To be set to '1' if gclk does not need to be divided by 4 (internally).
interleave	·0'	To be set to '1' if there are 4 or 8 Mbytes of memory on board and a
		64-bit RAMDAC is installed.
powerpc	·0'	To be set to '1' to support big endian processor accesses.
rfhcnt	'0000'	The refresh counter defines the rate of MGA memory refresh. For a
		typical 40 MHz system, a value of 9 would be programmed.
vgaioen	vgaboot strap	Takes the strap value on hard reset, but is also writable:
		'0': VGA I/O locations are not decoded
		'1': VGA I/O locations are decoded.

WRAM Reset Sequence

In order to properly initialize the WRAM, the following sequence must be respected at power-up. Note that Steps 7 to 17 must be performed every time the **softreset** field of the **RST** register is used.

- **Step 1.** Initialize the clock generator to the proper gclk value.
- **Step 2.** Program the graphic pre-scaler (the **OPTION** register's **nogscale** field).
- **Step 3.** Place the drawing engine in MGA mode (set the **CRTCEXT3** register's **mgamode** field to '1').
- **Step 4.** Set the **scroff** blanking bit (**SEQ1**<5>) to prevent transfer.
- Step 5. Initialize the CRTC (See Section 5.6, 'CRTC Programming' on page 5-45.
- Step 6. Program the refresh register (the **OPTION** register's **rfhcnt** field).
- Step 7. Set the **softreset** bit of the **RST** register.
- Step 8. Wait a minimum of 200 us.
- Step 9. Clear the softreset bit.
- Step 10. Wait a minimum of 200 us. to allow performance of more than eight refresh cycles.
- **Step 11.** Wait for the vertical retrace.
- Step 12. Enable the video.
- **Step 13.** Wait for the next vertical retrace.
- Step 14. Set the **memreset** bit of the **MACCESS** register.
- Step 15. Wait 1 us.
- **Step 16.** Program a solid rectangle fill in block mode, as specified in Section 5.5.4, 'Trapezoid / Rectangle Fill Programming' on page 5-21.
- **Step 17.** Wait until the drawing engine is idle.
- **Step 18.** From this point on, the WRAM is initialized, and the drawing engine can be accessed. The drawing engine can also be placed in VGA mode (**mgamode** = 0).

5.3.3 Operation Mode Selection

The MGA-2064W provides three display modes: text (VGA/SVGA); VGA graphics; SVGA graphics.

- The text display uses a multi-plane configuration in which a character, its attributes, and its font are stored in these separate memory planes. All text modes are either VGA-compatible or extensions of the VGA modes.
- The VGA graphics modes can operate in either multi-plane or packed-pixel modes, as is the case with standard VGA.
- The SVGA modes operate in packed-pixel mode they enable use of the graphics engine. Also, SVGA modes use the serial port of the WRAM for display refresh. This results in very high performance, with high resolution and a greater number of pixel depths.

Mode switching

The BIOS follows the procedure below when switching between video modes:

- 1. Wait for the vertical retrace.
- 2. Disable the video by using the **scroff** blanking bit (**SEQ1**<5>).
- 3. Select the VGA or SVGA mode by programming the **mgamode** field of the **CRTCEXT3** register.
- 4. If a text mode or VGA graphic mode is selected, program the VGA-compatible register to initialize the appropriate mode.
- 5. Initialize the CRTC (see Section 5.6).
- 6. Initialize the RAMDAC and the video PLL for proper operation.
- 7. Initialize the frame buffer.
- 8. Wait for the vertical retrace.
- 9. Enable the video by using the **scroff** blanking bit.

Note: The majority of the registers required for initialization can be accessed via the I/O space. For registers that are not mapped through the I/O space, or if the I/O space is disabled, indirect addressing by means of the MGA_INDEX and MGA_DATA registers can be used. This would permit a real mode application to select the video mode, even if the MGABASE1 aperture is above 1M.

5.4 Direct Frame Buffer Access

There are two memory apertures: the VGA memory aperture, and the MGABASE2 memory aperture

VGA Mode

The **MGABASE2** memory aperture should not be used, due to constraints imposed by the frame buffer organization. The VGA memory aperture operates as a standard VGA memory aperture. Note also that in VGA mode only 1 Mbyte of the frame buffer is accessible. The **CRTCEXT4** register must be set to 0.

Power Graphic Mode

Both memory apertures can be used to access the frame buffer. The full frame buffer memory aperture provides access to the frame buffer without using any paging mechanism. The VGA memory aperture provides access to the frame buffer for real mode applications.

The **CRTCEXT4** register provides an extension to the page register in order to allow addressing of the complete frame buffer. Accesses to the frame buffer are concurrent with the drawing engine, so there is no requirement to synchronize the process which is performing direct frame buffer access with the process which is using the drawing engine. The MGA-2064W can perform data swapping for big endian processors (the data swapping mode is selected by the **OPMODE** register's **dirdatasiz**<1:0> field).

There are no plane write masks available during direct frame buffer accesses.

5.5 Drawing in Power Graphic Mode

This section explains how to program the MGA-2064W's registers to perform various graphics functions.

5.5.1 Overview

To understand how this programming guide works, please refer to the following explanations:

- 1. All registers are presented in a table that lists the register's name, its function, and any comment or alternate function.
- 2. The table for each *type* of object (for example, line with *depth*, *solid* line, *constant-shaded* trapezoid) is presented as a module in a third-level subsection numbered, for example, as 5.5.3.2.
- 3. The description of each *type* of object contains a representation of the **DWGCTL** register. The drawing control register illustration is repeated for each object *type* because it can vary widely, depending on the current graphics operation (refer to the **DWGCTL** description, which starts on page 4-40).

Legend for DWGCTL Illustrations:

- When a field **must be set to one of several possible values for the current operation**, it appears as plus signs (+), one for each bit in the field. The valid settings are listed underneath.
- When a field **can be set to any of several possible valid values**, it appears as hash marks (#), one for each bit in the field. The values must still be valid for their associated operations.
- When a field **must be set to a specific value** then that value appears.
- 4. You must program the registers listed in the 'Global Initialization (all operations)' section below *for all graphics operations*. Once this initialization has been performed, you can select the various objects and object *types* and program the registers for them accordingly.

5.5.2 Global Initialization (all operations)

Register	Function	Comment / Alternate Function
PITCH	Set pitch	Specify destination address linearization (iy field)
YDSTORG	Determine screen origin	
MACCESS	Set pixel format (8, 16, 24, 32 bpp)	Some limitations apply
CXBNDRY	Left/right clipping limits	Can use CXLEFT and CXRIGHT instead
YTOP	Top clipping limit	
YBOT	Bottom clipping limit	
PLNWT	Plane write mask	
ZORG	Z origin position	Only required for depth operations

You must initialize the following registers for all graphics operations:

5.5.3 Line Programming

The following subsections list the registers that must be specifically programmed for solid lines, lines that use a linestyle, and lines that have a depth component. Remember to program the registers listed in section 5.5.2 and subsection 5.5.3.1 first. Also, *the last register you program must be accessed in the 1D00-1DFFh range in order to start the drawing engine*.

5.5.3.1 Slope Initialization

Non auto-init lines

This type of line is initiated when the **DWGCTL** register's opcod field is set to either LINE_OPEN or LINE_CLOSE. A LINE_CLOSE operation draws the last pixel of a line, while a LINE_OPEN operation does not draw the last pixel. LINE_OPEN is mainly used with polylines, where the final pixel of a given line is actually the starting pixel of the next line. This mechanism avoids having the same pixel written twice.

Register	Function	Comment / Alternate Function
AR0	2b ⁽¹⁾	
AR1	Error term: 2b - a - sdy	
AR2	Minor axis increment: 2b - 2a	
SGN	Vector quadrant ⁽²⁾	
YDST	The x start position	
YDSTLEN	The y start position and vector	Can use YDST and LEN instead; must use
	length	YDST and LEN when destination address is
		linear (i.e., ylin = 1, see PITCH)

⁽¹⁾ Definitions: a = max (|dY|, |dX|), b = min (|dY|, |dX|).

⁽²⁾ Sets major or minor axis and positive or negative direction for x and y.

Auto-init lines


This type of line is initiated when the **DWGCTL** register's **opcod** field is set to either AUTOLINE_ OPEN or AUTOLINE_CLOSE. Auto-init vectors **cannot be used** when the destination addresses are linear (**ylin** = 1).

Auto-init vectors are automatic lines whose major/minor axes and Bresenham parameters (these determine the exact pixels that a line will be composed of) do not have to be manually calculated by the user or provided by the host.

Register	Function	Comment / Alternate Function
XYSTRT	The x and y starting position	Can use AR5, AR6, XDST, and YDST instead
XYEND	The x and y starting position	Can use AR0 and AR2 instead


5.5.3.2 Solid Lines

DWGCTL:



5.5.3.3 Lines That Use a Linestyle

DWGCTL:




[■] **bop**: uses any Boolean operation if **atype** is RSTR; if **atype** is RPL, **bop** must be loaded with 0000, 0011, 1100, or 1111


- atype: can only be RPL or RSTR
- opcod: must be LINE_OPEN, LINE_CLOSE, AUTOLINE_OPEN, or AUTOLINE_CLOSE

Register	Function	Comment / Alternate Function
SHIFT	Linestyle length (stylelen), linestyle start point within the pattern (funcnt)	
SRC0	Linestyle pattern storage	
SRC1	Linestyle pattern storage	If stylelen is from 32-63
SRC2	Linestyle pattern storage	If stylelen is from 64-95
SRC3	Linestyle pattern storage	If stylelen is from 96-127
BCOL	Background color	If transc = 0
FCOL	Foreground color	

To set up a linestyle, you must define the pattern you wish to use, and load it into the 128bit source register (SRC3-0). Next, you must program SHIFT to indicate the length of your pattern minus 1 (stylelen). Finally, the SHIFT register's funcnt field is a countdown register with a wrap-around from zero to stylelen, which is used to indicate the point within the pattern at which you wish to start the linestyle. At the end of a line operation, funcnt points to the next value. For a polyline operation (LINE_OPEN), the pixel style remains continuous with the next vector. With LINE_CLOSE, the style does not increment with the last pixel.

Linestyle illustration






- The foreground color is written when the linestyle bit is '1'
- The background color is written when the linestyle bit is '0'

5.5.3.4 Lines with Depth

DWGCTL:



■ atype: must be either ZI or I

■ opcod: must be set to LINE_OPEN, LINE_CLOSE, AUTOLINE_OPEN, or AUTOLINE_CLOSE

Register	Function	Comment / Alternate Function
DR0	The z start position	Only if zmode <> NOZCMP or atype = ZI
DR2	The z major increment	Only if zmode <> NOZCMP or atype = ZI
DR3	The z diagonal increment	Only if zmode <> NOZCMP or atype = ZI
DR4	Red start position	
DR6	Red increment on major axis	
DR7	Red increment on diagonal axis	
DR8	Green start position	
DR10	Green increment on major axis	
DR11	Green increment on diagonal axis	
DR12	Blue start position	
DR14	Blue increment on major axis	
DR15	Blue increment on diagonal axis	

Note that the **MACCESS** register's **pwidth** field must not be set to 24 bits per pixel (PW24) when drawing lines with depth.

5.5.4 Trapezoid / Rectangle Fill Programming

The following subsections list the registers that must be specifically programmed for constant and Gouraud shaded, patterned, and textured trapezoids, including rectangle and span line fills. Remember to program the registers listed in section 5.5.2 and in the tables in subsection 5.5.4.1 first. Also, *the last register you program must be accessed in the 1D00-1DFFh range in order to start the drawing engine*.

5.5.4.1 Slope Initialization

Trapezoids, rectangles, and span lines consist of a flat edge at the top and bottom, with programmable side edge positions at the left and right. When such a primitive is displayed, the pixels at the top and left edge are actually drawn as part of the object, while the bottom and right edges exist just beyond the object's extents. This is done so that when a primitive is completed, the common 'continuity points' that result allow a duplicate adjacent primitive to be drawn without the necessity of re-initializing all of the edges.

Note that a primitive may have an edge of zero length, as in the case of a triangle (in this case, **FXRIGHT** = **FXLEFT**). You could draw a series of joined triangles by specifying the edges of the first triangle, then changing only one edge for each subsequent triangle.

- solid lines represent left, top edges
- · dotted lines represent right, bottom edges




Figure 5-1: Drawing Multiple Primitives

Trapezoids

The following registers must be initialized for trapezoid drawing:

Register	Function	Comment / Alternate Function
AR0	Left edge major axis increment: dYl	
	yl_end - yl_start	
AR1	Left edge error term: errl	
	$(\mathbf{sdxl} == \mathbf{XL}_\mathbf{NEG})$? $\mathbf{dXl} + \mathbf{dYl} - 1 : - \mathbf{dXl}$	
AR2	Left edge minor axis increment: - dXl	
	- xl_end - xl_start	
AR4	Right edge error term: errr	
	$(\mathbf{sdxr} == XR_NEG) ? dXr + dYr - 1 : - dXr$	
AR5	Right edge minor axis increment: - dXr	
	- xr_end - xr_start	
AR6	Right edge major axis increment: dYr	
	yr_end - yr_start	
SGN	Vector quadrant	
FXBNDRY	Filled object x left and right coordinates	Can use FXRIGHT and FXLEFT
YDSTLEN	The y start position and number of lines	Can use YDST and LEN instead;
		must use YDST and LEN when des-
		tination address is linear
		(i.e., $ylin = 1$, see PITCH)

Rectangles and Span Lines

The following registers must be initialized for rectangle and span line drawing:

Register	Function	Comment / Alternate Function
FXBNDRY	Filled object x left and right coordinates	Can use FXRIGHT and FXLEFT
YDSTLEN		Can use YDST and LEN instead; must use YDST and LEN when destination address is linear (i.e., ylin = 1, see PITCH)

5.5.4.2 Constant Shaded Trapezoids / Rectangle Fills

DWGCTL: shftzero sgnzero pattern transc arzero atype zmode linear Res. Res. Res. bltmod bop opcod trans 0 0 TRAP 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 1 + + + + + + + + + + 0 0 0 1 0 0 0 0 0 0 0 0 0 0 + + 0 1 1 1 + + + 1 0 0 RECT + + + + + + if **atype** is BLOCK (block $mode^{(1)}$), the transparency pattern is not supported - the trans: value of trans must be '0000' bop: uses any Boolean operation if **atype** is RSTR; if atype is RPL, **bop** must be loaded with 0000, 0011, 1100, or 1111; if **atype** is BLOCK, **bop** must be loaded with 1100 can be RPL, RSTR, or BLOCK atype: Register **Function Comment / Alternate Function** FCOL Foreground color Note that the **MACCESS** register's **pwidth** field can be set to 24 bits per pixel (PW24)

Note that the MACCESS register's pwidth field can be set to 24 bits per pixel (PW24) with the following limitations:

• atype is either RPL or RSTR

or

• **forcol**<31:24>, **forcol**<23:16>, **forcol**<15:8>, and **forcol**<7:0> are set to the same value

⁽¹⁾ 'Block mode' refers to the high bandwidth block mode function of WRAM. It should be used whenever possible for the fastest performance, although certain restrictions apply (these are mentioned in comments regarding the BLOCK variable or 'block mode').

5.5.4.3 Patterned Trapezoids / Rectangle Fills

DWGCTL:

	Res.	transc	pattern	k	oltn	noc	ł	Res.		tra	ns			bo	р		Res.	shftzero	sgnzero	arzero	solid	zn	noc	de	linear		atype			оро	cod	I
	0	ш	0	0	0	0	0	0									0	ш	0	0	0	0	0	0	0				0	4	0	0
TRAP	0	#	0	0	0	0	0	0	+	+	+	+	+	+	+	+	0	#	0	0	0	0	0	0	U	+	+	+	0	1	0	0
RECT	0	#	0	0	0	0	0	0	+	+	+	+	+	+	+	+	0	#	1	1	0	0	0	0	0	+	+	+	0	1	0	0

- trans: if atype is BLOCK, the transparency pattern is not supported the value of trans must be '0000'
- bop: uses any Boolean operation if atype is RSTR; if atype is RPL, bop must be loaded with 0000, 0011, 1100, or 1111; if atype is BLOCK, bop must be loaded with 1100
- atype: Not required for little endian format. In Windows format, can be RPL, RSTR, or BLOCK


Register	Function	Comment / Alternate Function				
PAT0	Pattern storage in Windows format	Use SRC0, SRC1, SRC2, SRC3 for pat-				
PAT1	r attern storage in windows format	tern storage in little endian format				
SHIFT	Pattern origin offset	Only if shftzero = 0				
BCOL	Background color	Only if transc = 0				
FCOL	Foreground color					

Note that the **MACCESS** register's **pwidth** field can be set to 24 bits per pixel (PW24) with the following limitations:

- atype is either RPL or RSTR
- or
- forcol<31:24>, forcol<23:16>, forcol<15:8>, and forcol<7:0> are set to the same value, and backcol<31:24>, backcol<23:16>, backcol<15:8>, and backcol<7:0> are set to the same value.

Patterns and Pattern Offsets

Patterns can be comprised of one of two 8 x 8 pattern formats (Windows, or little endian). If required, you can offset the pattern origin for the frame buffer within the register (if no offset is required, program the **shftzero** bit to '1').



In the illustration on the left, the offset position is 5, 2. The corresponding register position's value is moved to the starting point of the pattern array. (This starting point is equivalent to an offset of 0,0.) Refer to the examples on the next page for more details.

Screen Representation

The examples below show how the data stored in the pattern registers is mapped into the frame buffer. The numbers inside the boxes represent the register bit positions that comprise the pattern.

• Windows format (used to drive Microsoft Windows) stores the pattern in the **PAT0** and **PAT1** registers. The following illustration shows the **PAT** register pattern usage for offsets of 0,0 and 5,2.

Offset = 0,0 Windows

Offset = 5,2 Windows

X coordinates

				X	coor	dinate	?S		
		0	1	2	3	4	5	6	7
	0	7	6	5	4	3	2	1	0
	1	15	14	13	12	11	10	9	8
Si	2	23	22	21	20	19	18	17	16
dinate	3	31	30	29	28	27	26	25	24
Y coordinates	4	39	38	37	36	35	34	33	32
Y	5	47	46	45	44	43	42	41	40
	6	55	54	53	52	51	50	49	48
	7	63	62	61	60	59	58	57	56

_	0	1	2	3	4	5	6	7	
0	18	17	16	23	22	21	20	19	
1	26	25	24	31	30	29	28	27	
2	34	33	32	39	38	37	36	35	
3	42	41	40	47	46	45	44	43	
4	50	49	48	55	54	53	52	51	
5	58	57	56	63	62	61	60	59	
6	2	1	0	7	6	5	4	3	
7	10	9	8	15	14	13	12	11	

• Little endian format (for non-Windows systems) stores the pattern in the **SRC0**, **SRC1**, **SRC2**, and **SRC3** registers. In this case, the patterning for each line must be duplicated within the register (this simplifies software programming for hardware requirements). Depending on the offset, some pattern bits may come from the original pattern byte, while others may come from the associated duplicate byte. The following illustration shows the **SRC** register pattern usage for offsets of 0,0 and 5,2.

Y coordinates

Offset = 0,0 Little Endian

X coordinates

Offset = 5,2 Little Endian

X coordinates

		0	1	2	3	4	5	6	7
	0	0	1	2	3	4	5	6	7
	1	16	17	18	19	20	21	22	23
S	2	32	33	34	35	36	37	38	39
Y coordinates	3	48	49	50	51	52	53	54	55
coord	4	64	65	66	67	68	69	70	71
Y	5	80	81	82	83	84	85	86	87
	6	96	97	98	99	100	101	102	103
	7	112	113	114	115	116	117	118	119

_	0	1	2	3	4	5	6	7
0	37	38	39	40	41	42	43	44
1	53	54	55	56	57	58	59	60
2	69	70	71	72	73	74	75	76
3	85	86	87	88	89	90	91	92
4	101	102	103	104	105	106	107	108
5	117	118	119	120	121	122	123	124
6	5	6	7	8	9	10	11	12
7	21	22	23	24	25	26	27	28

• For both formats, the foreground color is written when the pattern bit is '1'

Y coordinates

• For both formats, the background color is written when the pattern bit is '0'

5.5.4.4 Gouraud Shaded Trapezoids / Rectangle Fills

_		_			
D	\//	G	C -	ТΙ	
	v v	U			

	Res.	transc	pattern	k	oltr	noc	ł	Res.		tra	ns			bo	ор		Res.	shftzero	sgnzero	arzero	solid	zn	noe	de	linear		atype			оро	od	
TRAP	0	0	0	0	0	0	0	0	#	#	#	#	1	1	0	0	0	1	0	0	0	#	#	#	0	+	+	+	0	1	0	0
RECT	0	0	0	0	0	0	0	0	#	#	#	#	1	1	0	0	0	1	1	1	0	#	#	#	0	+	+	+	0	1	0	0

■ atype: must be either ZI or I

Register	Function	Comment / Alternate Function
DR0	The z start position	Only if zmode <> NOZCMP or atype = ZI
DR2	The z increment for x	Only if zmode <> NOZCMP or atype = ZI
DR3	The z increment for y	Only if zmode <> NOZCMP or atype = ZI
DR4	Red start position	
DR6	Red increment on x axis	
DR7	Red increment on y axis	
DR8	Green start position	
DR10	Green increment on x axis	
DR11	Green increment on y axis	
DR12	Blue start position	
DR14	Blue increment on x axis	
DR15	Blue increment on y axis	
FCOL	Alpha value	Only if pwidth = 32, or pwidth = 16 and dit555 = 1.

Note that the **MACCESS** register's **pwidth** field must not be set to 24 bits per pixel (PW24) when drawing Gouraud shaded trapezoids.

5.5.4.5 Textured Trapezoids / Rectangle Fills

DWGCTL:

	Res.	transc	pattern	ł	oltr	nod	d	Res.		tra	ns			bo	р		Res.	shftzero	sgnzero	arzero	solid	zn	noc	de	linear		atype			оро	od:	
TRAP	0	0	0	+	+	+	+	0	#	#	#	#	1	1	0	0	0	1	0	0	0	#	#	#	0	+	+	+	0	1	0	1
RECT	0	0	0	+	+	+	+	0	#	#	#	#	1	1	0	0	0	1	1	1	0	#	#	#	0	+	+	+	0	1	0	1

- **bltmod**: must be one of the following: BU32BGR, BU32RGB, BU24BGR, or BU24RGB
- atype: must be either ZI or I

Register	Function	Comment / Alternate Function
OPMODE	Select DMA BLIT Write	
DR0	The z start position	Only if zmode <> NOZCMP or atype = ZI
DR2	The z increment for x	Only if zmode <> NOZCMP or atype = ZI
DR3	The z increment for y	Only if zmode <> NOZCMP or atype = ZI
FCOL	Alpha value	Only if $pwidth = 32$, or $pwidth = 16$ and $dit555 = 1$.

Note that the MACCESS register's pwidth field must not be set to 24 bits per pixel (PW24) when drawing Gouraud shaded trapezoids.

Note: It is important to transfer the exact number of pixels expected by the drawing engine, since the drawing engine will not end the current operation until all pixels have been received. A deadlock will result if the host transfers *fewer pixels* than expected to the drawing engine (the software assumes the transfer is completed, but meanwhile the drawing engine is waiting for additional data). On the other hand, if the host transfers *more pixels* than expected, the extra pixels will be interpreted by the drawing engine as register accesses.

5.5.5 Bitblt Programming

The following subsections list the registers that must be specifically programmed for Bitblt operations. Remember to program the registers listed in section 5.5.2 and subsection 5.5.5.1 first. Also, *the last register you program must be accessed in the 1D00-1DFFh range in order to start the drawing engine*.

5.5.5.1 Address Initialization

XY Source Addresses

Register	Function	Comment / Alternate Function
AR0	Source end address	The last pixel of the first line
AR3	Source start address	
AR5	Source y increment	
FXBNDRY	Destination boundary (left and right)	Can use FXRIGHT and FXLEFT
YDSTLEN	The y start position and number of lines	Can use YDST and LEN instead


Linear Source Addresses

Register	Function	Comment / Alternate Function
AR0	Source end address	The last pixel of the source
AR3	Source start address	
FXBNDRY	Destination boundary (left and right)	Can use FXRIGHT and FXLEFT
YDSTLEN	The y start position and number of	Must use YDST and LEN when destination
	lines	address is linear (i.e., ylin = 1, see PITCH)

AR3 comprises 18 bits, so a maximum of 256 Kpixels can be blitted.

Fast Bitblt and Patterning Operations

Register	Function	Comment / Alternate Function
FXBNDRY	Destination boundary (left and right)	Can use fxright and fxleft
YDSTLEN	The y start position and number of	Can use YDST and LEN instead; must use
	lines	YDST and LEN when destination address is lin-
		ear (i.e., $ylin = 1$, see PITCH)



 $^{\left(1\right)}$ Sets major or minor axis and positive or negative direction for x and y.

5.5.6.1 Two-operand Fast Bitblts

Register	Function	Comment / Alternate Function
DWGCTL	040A600C	
AR0	Source end address	The last pixel of the first line
AR3	Source start address	
AR5	Source y increment	


When programming the **AR0**, **AR3**, and **FXBNDRY** registers, the destination must be aligned with the source, according to Table 5-1:

interleave	pwidth	Alignment Constraint
0	PW8	$(SRC_START_ADDRESS \mod 64) ==$
		((DST_LEFT_BND + Y_LINEAR + yorg) mod 64)
	PW16	(SRC_START_ADDRESS mod 32) == (DST_LEFT_BND mod 32)
	PW24	$(SRC_START_ADDRESS \mod 64) ==$
		((DST_LEFT_BND + Y_LINEAR + yorg) mod 64)
	PW32	(SRC_START_ADDRESS mod 16) == (DST_LEFT_BND mod 16)
1	PW8	(SRC_START_ADDRESS mod 128) ==
		((DST_LEFT_BND + Y_LINEAR + yorg) mod 128)
	PW16	(SRC_START_ADDRESS mod 64) ==
		((DST_LEFT_BND + Y_LINEAR + yorg) mod 64)
	PW24	(SRC_START_ADDRESS mod 128) ==
		((DST_LEFT_BND + Y_LINEAR + yorg) mod 128)
	PW32	(SRC_START_ADDRESS mod 32) == (DST_LEFT_BND mod 32)

Table 5-1: Fast Bitblt Alignment Constraints

5.5.6.2 Color Patterning 8 x 8

DWGCTL:



[■] **bop**: uses any Boolean operation if **atype** is RSTR; if **atype** is RPL, **bop** must be loaded with 0000, 0011, 1100, or 1111

■ atype: can be RPL or RSTR

Register	Function	Comment / Alternate Function
AR0	AR0 <18:3> = AR3 <18:3> When pwidth = PW8, AR0 <2:0> = AR3 <2:0> + 02h; when pwidth = PW16, AR0 <2:0> = AR3 <2:0> + 04h; when pwidth = PW32, AR0 <2:0> = AR3 <2:0> + 06h; when pwidth = PW24, AR0 <2:0> = AR3 <2:0> + 07h.	
AR3	Pattern address + x offset + (y offset $*$ 32)	
AR5	32	

The **AR3** register performs a dual function: it sets the pattern's address, and it is also used to determine how the pattern will be pinned in the destination. Refer to 'Patterns and Pattern Offsets' on page 5-24, since color patterning is performed in a similar manner to monochrome patterning (except that the **SHIFT** register is not used for pinning).

8, 16, 32 bit/pixel pattern storage hardware restrictions:

- The first pixel of the pattern must be stored at a pixel address module 256 + 0, 8, 16, or 24.
- Each line of 8 pixels is stored continuously in memory for each pattern, but there must be a difference of 32 in the pixel address between each line of the pattern. To do this efficiently, four patterns should be stored in memory in an interleaved manner, in a block of 4 x 8 x 8 pixel locations. The following table illustrates such a pattern storage (the numbers in the table represent the pixel addresses, modulo 256):

			Pattern 0					Pattern 1					Pattern 2							Pattern 3													
	Pixels:	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
	0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	1	32							39	40							47	48							55	56							63
	2	64							71	72							79	80							87	88							95
es:	3	96							103	104							111	112							119	120							127
Lines:	4	128							135	136							143	144							151	152							159
	5	160							167	168							175	176							183	184							191
	6	192							199	200							207	208							215	216							223
	7	224							231	232							239	240							247	248							255


• Pattern 3 is not available when the MACCESS register's pwidth field is PW16 or PW32

- The first pixel of the pattern must be stored at a pixel address module 256 + 0, or 16.
- Each line of 8 pixels is stored continuously in memory for each pattern, but there must be a difference of 32 in the pixel address between each line of the pattern. To do this efficiently, two patterns should be stored in memory in an interleaved manner, in a block of 2 x 16 x 8 pixel locations. The following table illustrates such a pattern storage (the numbers in the table represent the pixel addresses, modulo 256):

								ŀ	Patte	ern	0													I	Patte	ern	1						
	Pixels:	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
	0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
	1	32															47	48															63
	2	64															79	80															95
es:	3	96															111	112															127
Lines:	4	128															143	144															159
	5	160															175	176															191
	6	192															207	208															223
	7	224															239	240		•													255


5.5.6.3 BitBlts With Expansion (Character Drawing) 1 bpp

DWGCTL:



- atype is either RPL or RSTR *or*
- forcol<31:24>, forcol<23:16>, forcol<15:8>, and forcol<7:0> are set to the same value, and backcol<31:24>, backcol<23:16>, backcol<15:8>, and backcol<7:0> are set to the same value.

BitBlts With Expansion (Character Drawing) 1 bpp Planar 5.5.6.4



bop: uses any Boolean operation if atype is RSTR; if atype is RPL, bop must be loaded with 0000, 0011, 1100, or 1111

can be either RPL or RSTR atype:

Register	Function	Comment / Alternate Function
SHIFT	Plane selection	
BCOL	Background color	Only when transc = '0'
FCOL	Foreground color	

MACCESS: note that planar bitblts are not supported with 24 bits/pixel (PW24).

atype

opcod

1 0 0 0

linear

#

+ + +

0

0

5.5.7 ILOAD Programming

The following subsections list the registers that must be specifically programmed for ILOAD (image load: Host -> VRAM) operations. You must take the following steps:

- **Step 1.** Initialize the registers. Remember to program the registers listed in section 5.5.2 and subsection 5.5.7.1. Depending on the type of operation you wish to perform, you must also program the registers in subsection 5.5.7.2 or subsection 5.5.7.3.
- **Step 2.** The last register you program must be accessed in the 1D00-1DFFh range in order to start the drawing engine.
- **Step 3.** Write the data in the appropriate format to the DMAWIN memory range.

After the drawing engine is started, the next successive BFIFO locations are used as the image data until the ILOAD is completed. Since the ILOAD operation generates the addresses for the destination, the addresses of the data are not used while accessing the DMAWIN window. It is recommended that host CPU instructions be used in such a way that each transfer increments the address. This way, the PCI bridge can proceed using burst transfers (assuming they are supported and enabled).

Note: It is important to transfer the exact number of pixels expected by the drawing engine, since the drawing engine will not end the ILOAD operation until all pixels have been received. A deadlock will result if the host transfers *fewer pixels* than expected to the drawing engine (the software assumes the transfer is completed, but meanwhile the drawing engine is waiting for additional data). On the other hand, if the host transfers *more pixels* than expected, the extra pixels will be interpreted by the drawing engine as register accesses.

The ILOAD command must not be used when no data is transferred.

The total number of dwords to be transferred will differ, depending on whether or not the source is linear:

• When the source is *linear*: the data is padded at the end of the source.

Total = INT((psiz * width * Nlines + 31) / 32)

• When the source is *not linear*: the data is padded at the end of every line.

Total = INT((psiz * width + 31) / 32) * Nlines

Legend:

- Total: The number of dwords to transfer
- width: The number of pixels per line to write
- Nlines: The number of lines to write
- psiz: The source size, according to Table 5-2

bltmod	pwidth	psiz
BFCOL	PW8	8
	PW16	16
	PW24	24
	PW32	32
BMONOLEF	-	1
BMONOWF	-	1
BUYUV	-	16
BU24RGB	-	24
BU24BGR	-	24
BU32RGB	-	32
BU32BGR	-	32

Table 5-2: ILOAD Source Size

5.5.7.1 Address Initialization

Linear Addresses


Register	Function	Comment / Alternate Function
OPMODE	Data format	A 16-bit access is required to prevent modifica- tion of the dirDataSiz field (bits 17:16), since direct frame buffer access may be concurrent.
AR0	Total number of source pixels - 1	
AR3	Must be 0	
FXBNDRY	Destination boundary (left and right)	Can use FXLEFT and FXRIGHT
YDSTLEN	The y start position and length	Can use YDST and LEN instead; must use YDST and LEN when destination address is lin- ear (i.e., ylin = 1, see PITCH)

XY Addresses

Register	Function	Comment / Alternate Function
OPMODE	Data format	A 16-bit access is required to prevent modifica- tion of the dirDataSiz field (bits 17:16).
AR0	Number of pixels per line - 1	
AR3	Must be 0	
AR5	Must be 0	
FXBNDRY	Destination boundary (left and right)	Can use FXLEFT and FXRIGHT
YDSTLEN	The y start position and length	Can use YDST and LEN instead; must use
		YDST and LEN when destination address is lin-
		ear (i.e., $ylin = 1$, see PITCH)

5.5.7.2 ILOAD of Two-operand Bitblt

DWGCTL:



- **bltmod**: for a linear source, must be BFCOL. For an xy source, can be any of the following: BFCOL, BUYUV, BU32BGR, BU32RGB, BU24BGR, or BU24RGB.
- **bop**: uses any Boolean operation if **atype** is RSTR; if **atype** is RPL, **bop** must be loaded with 0000, 0011, 1100, or 1111
- sgnzero:can be set to '0' when bltmod is BFCOL, or when the MACCESS register's pwidth field is PW32; otherwise, must be '1'
- linear: for an xy source, must be '0'; for a linear source, must be '1'
- atype: can be either RPL or RSTR

	Function	Comment / Alternate Function
FCOL	Foreground color	For the BU32BGR and BU32RGB formats, depending on the MAC- CESS register's pwidth setting, the following bits from FCOL are used: PW32: Bits 31:24 originate from forcol<31:24> PW16: Bit 15 originates from forcol<15> when dit555 = 1
SGN	Scanning direction	Must be set only when sgnzero $= 0$

There are some restrictions in the data formats that are supported for this operation. Table 5-3 shows all the valid format combinations. The structure of the buffers to be transferred is defined for each data format (as shown the 'Pixel Format' illustrations starting on page 5-6).

Processor Type	bltmod	dmaDataSiz	pwidth	Data Format
Little endian	BFCOL	00	PW8	8-bit A
			PW16	16-bit A
			PW24	24-bit A
			PW32	32-bit A
	BU24RGB	00	PW8	24-bit A
			PW16	24-bit A
			PW32	24-bit A
	BU24BGR	00	PW8	24-bit B
			PW16	24-bit B
			PW32	24-bit B
	BU32RGB	00	PW8	32-bit A
			PW16	32-bit A
			PW32	32-bit A
	BU32BGR	00	PW8	32-bit B
			PW16	32-bit B
			PW32	32-bit B
	BUYUV	00	PW8	YUV A
			PW16	YUV A
			PW32	YUV A
		01	PW8	YUV B
			PW16	YUV B
			PW32	YUV B
Big endian	BFCOL	00	PW8	8-bit B
		01	PW16	16-bit B
		10	PW32	32-bit A
	BU32RGB	10	PW8	32-bit A
			PW16	32-bit A
			PW32	32-bit A
	BU32BGR	10	PW8	32-bit B
			PW16	32-bit B
			PW32	32-bit B
	BUYUV	00	PW8	YUV C
			PW16	YUV C
			PW32	YUV C
		01	PW8	YUV D
			PW16	YUV D
			PW32	YUV D

Table 5-3: ILOAD Supported Formats

5.5.7.3 ILOAD with Expansion (Character Drawing)

DWGCTL:

Res. transc pattern	Res.	trans	5	bop		Res.	sgnzero	arzero	solid	zmoo		5	atype	opcod
0 + 0 + +	+ + 0	+ + +	· + +	+ +	+	0 1	1	0	0	0 0	0 1	+	+ +	1 0 0 1
 bltmod: must be set to either BMONOLEF or BMONOWF trans: if atype is BLOCK, the transparency pattern is not supported - the value of trans must be '0000' bop: uses any Boolean operation if atype is RSTR; if atype is RPL, bop must be loaded with 0000, 0011, 1100, or 1111; if atype is BLOCK, bop must be loaded with 1100 atype: must be set to either RPL, RSTR, or BLOCK 														
Register	Fu	unction					C	omn	nent	t / Alter	nate .	Fund	ction	
BCOL	Ba	ackgroun	d color				С	nly	wh	ien tra	nsc	= '0)'	
FCOL	Fo	oregroun	d color											
Note that	Note that the MACCESS register's pwidth field can be set to 24 bits per pixel (PW24)													

- Note that the **MACCESS** register's **pwidth** field can be set to 24 bits per pixel (PW24) with the following limitations:
 - atype is either RPL or RSTR
 - or
 - forcol<31:24>, forcol<23:16>, forcol<15:8>, and forcol<7:0> are set to the same value, and backcol<31:24>, backcol<23:16>, backcol<15:8>, and backcol<7:0> are set to the same value.

There are some restrictions in the data formats that are supported for this operation. Table 5-4 shows all the valid format combinations. The structure of the buffers to be transferred is defined for each data format (as shown the 'Pixel Format' illustrations starting on page 5-6).

Processor Type	bltmod	dmaDataSiz	Data Format
Little endian	BMONOLEF	00	MONO A
	BMONOWF	00	MONO B
Big endian	BMONOWF	00	MONO C

Table 5-4: Bitblt with Expansion Supported Formats

5.5.8 Scaling

The MGA-2064W supports scaling operations, which are divided into two phases: horizontal scaling and vertical scaling. Each phase is executed in a different manner.

- Horizontal scaling uses ILOAD_SCALE (performs pixel replication) or ILOAD_FILTER (performs minimum filtering when scaling). The following operations are supported for horizontal scaling:
 - Up scaling (down scaling is not supported). The minimum scaling factor is 2x when ILOAD_FILTER is used.
 - Pixel re-formatting. There are some restrictions in the data formats that are supported for this operation. Table 5-5 shows all the valid format combinations. The structure of the buffers to be transferred is defined for each data format (as shown the 'Pixel Format' illustrations starting on page 5-6).

Processor Type	bltmod	dmaDataSiz	pwidth	Data Format
Little endian	BU24RGB	00	PW8 - PW16 - PW32	24-bit A
	BU24BGR	00	PW8 - PW16 - PW32	24-bit B
	BU32RGB	00	PW8 - PW16 - PW32	32-bit A
	BU32BGR	00	PW8 - PW16 - PW32	32-bit B
	BUYUV	00	PW8 - PW16 - PW32	YUV A
	BUYUV	01	PW8 - PW16 - PW32	YUV B
Big endian	BU32RGB	10	PW8 - PW16 - PW32	32-bit A
	BU32BGR	10	PW8 - PW16 - PW32	32-bit B
	BUYUV	00	PW8 - PW16 - PW32	YUV C
	BUYUV	01	PW8 - PW16 - PW32	YUV D


Table 5-5: Scaling Supported Formats

 Vertical scaling is performed using the FBITBLT or BITBLT functions. FBITBLT should be used except when certain restrictions are not met (see Section 5.5.6.1).

The following steps must be executed for scaling:

- **Step 1.** Initialize the scaling engine as specified in subsection 5.5.8.1. Also, remember to program the registers listed in section 5.5.2. *Do not start the drawing engine.*
- **Step 2.** Initialize the drawing engine for horizontal scaling. The last register you program must be accessed in the 1D00-1DFFh range in order to start the drawing engine.

DWGCTL:



■ bltmod: can be set to BUYUV, BU32BGR, BU32RGB, BU24BGR, or BU24RGB

opcod: can be set to ILOAD_SCALE or ILOAD_FILTER

Register / Space	Field	Comment / Alternate Function
LEN	Number of lines	Without line replication

Step 3. Send the data that is to be used in the scaling process. Table 5-5 shows the various supported data formats. As with normal ILOAD operations (see the Note on page 5-35), the exact amount of data must be transferred. The amount of data is derived from the following formula (data must be padded on every line):

Total = INT((psiz * width + 31)/ 32) * Nlines

Legend:

Total:	The number of dwords to transfer
width:	The number of pixels per line to write
Nlines:	The number of lines to write
psiz:	The source size, according to Table 5-6

bltmod	psiz
BUYUV	16
BU24RGB	24
BU24BGR	24
BU32RGB	32
BU32BGR	32

Table 5-6: Scaling Source Size

Step 4. Initialize the drawing engine for vertical scaling. The last register you program must be accessed in the 1D00-1DFFh range in order to start the drawing engine.

Register / Space	Function	Comment / Alternate Function
LEN	Number of lines	Replicated lines
DWGCTL	040A600Ch (FBITBLT) or 040C6008h (BITBLT)	

Step 5. Repeat Steps 2 to 4 until the end of the scaling sequence.

5.5.8.1 Scaling Initialization

ILOAD_SCALE

Register	Function	Comment / Alternate Function
OPMODE	Data format	A 16-bit access is required to prevent modification of the dirDataSiz field (bits 17:16).
AR0	DST_END_ADDRESS - DST_Y_INCREMENT	
AR2	SOURCE_X_DIMENSION	
AR3	DST_START_ADDRESS - DST_Y_INCREMENT	
AR5	DST_Y_INCREMENT	Only required if vertical scaling is used
AR6	SOURCE_X_DIMENSION - DESTINATION_X_DIMENSION	
FXBNDRY	Destination boundary (left and right)	Can use FXLEFT and FXRIGHT
YDST	y start position	


ILOAD_FILTER

Register	Function	Comment / Alternate Function
OPMODE	Data format	A 16-bit access is required to prevent modification of the dirDataSiz field (bits 17:16).
AR0	DST_END_ADDRESS - DST_Y_INCREMENT	
AR2	(2 * SOURCE_X_DIMENSION - 1)	
AR3	DST_START_ADDRESS - DST_Y_INCREMENT	
AR5	DST_Y_INCREMENT	Only required if vertical scaling is used
AR6	(2 * SOURCE_X_DIMENSION - 1) - DESTINATION_X_DIMENSION	
FXBNDRY	Destination boundary (left and right)	Can use FXLEFT and FXRIGHT
YDST	y start position	

5.5.9 IDUMP Programming

The following subsections list the registers that must be specifically programmed for IDUMP (image dump: VRAM -> Host) operations. You must take the following steps:

Step 1. Initialize the registers. Remember to program the registers listed in section 5.5.2.



■ bltmod : can be BU32BGR.	, BU32RGB, BU24BGR	, or BU24RGB. See Table 5-8.
	, 20021102, 2021201	

Register	Function	Comment / Alternate Function
OPMODE	Data format	A 16-bit access is required to prevent modifica- tion of the dirDataSiz field (bits 17:16). There is no need to program the dmamod field of the OPMODE register - reading the DMAWIN is sufficient to trigger the IDUMP.
AR0	Source end address	
AR3	Source start address	
AR5	Source y increment	Not required for a linear source
FXBNDRY	Destination boundary. Left = 0; Right = number of pixels per line minus 1	Can use FXLEFT and FXRIGHT
YDSTLEN	The y start position and number of lines	

PITCH: The **ylin** field of this global initialization register must be set to '0'. The pitch value itself is not used.

Step 2. Program the last register to access the 1D00-1DFFh range in order to start the drawing engine.

Step 3. Read the data in the appropriate format from the DMAWIN memory range.

Since the IDUMP operation generates the addresses for the destination, the addresses of the data are not used while accessing the DMAWIN window. Subsequently, move string instructions can be used through the 7K space of DMAWIN to read the data from the MGA-2064W. It is recommended that host CPU instructions be used in such a way that each transfer increments the address. This way, the PCI bridge can proceed using burst transfers (assuming they are supported and enabled).

Dwords are always transferred in whole numbers: depending on the source's width and alignment, part of the last dword of every line transferred may contain irrelevant data. The total number of dwords can be calculated by the following formula:

Total = INT ((psiz * width + 31) / 32) * Nlines

Legend:

Total:	The number of dwords to transfer
width:	The number of pixels to be read in the x direction
Nlines:	The number of lines to read
psiz:	The destination size, according to Table 5-7

Table 5-7: IDUMP Source Size

bltmod	pwidth	psiz
BU32RGB	PW8	8
	PW16	16
	PW24	24
	PW32	32
BU32BGR	-	32
BU24RGB	-	24
BU24BGR	-	24

There are some restrictions in the data formats that are supported for this operation. Table 5-8 shows all the valid format combinations. The structure of the buffers to be transferred is defined for each data format (as shown the 'Pixel Format' illustrations starting on page 5-6).

Processor Type	bltmod	dmaDataSiz	pwidth	Data Format
Little endian	BU32RGB	00	PW8	8-bit A
			PW16	16-bit A
			PW24	24-bit A
			PW32	32-bit A
	BU32BGR	00	PW32	32-bit B
	BU24RGB	00	PW32	24-bit A
	BU24BGR	00	PW32	24-bit B
Big endian	BU32RGB	00	PW8	8-bit B
		01	PW16	16-bit B
		10	PW32	32-bit A
	BU32BGR	10	PW32	32-bit B

Table 5-8: IDUMP Supported Formats

CRTC Programming 5.6

The CRTC can be programmed in one of two modes: VGA mode or Power Graphic mode. The mgamode field of the CRTCEXT3 register is used to select the operating mode.

CRTC registers 0 to 7 can be write-protected by the **crtcprotect** field of the **CRTC11** register.

In VGA mode, all of the CRTC extension bits must be at '0'. The page field of CRTCEXT4 can be used to select a different page of RAM in which to write pixels. As well, the interleave field of the OPTION register must be set to '0'.

5.6.1 **Horizontal Timing**




Figure 5-2: CRTC Horizontal Timing

In VGA mode, the horizontal timings are defined by the following VGA registers:

htotal<7:0>	Horizontal total. Should be programmed with the total number of displayed characters plus the non-displayed characters minus 5.
hdispend<7:0>	Horizontal display end. Should be loaded with the number of displayed characters - 1.
hblkstr<7:0>	Start horizontal blanking
hblkend<6:0>	End horizontal blanking. Should be loaded with (hblkstr + Horizontal Blank signal width) AND 3Fh. Bit 6 is not used in VGA mode (mgamode = 0)
hsyncstr<7:0>	Start horizontal retrace
hsyncend<4:0>	End horizontal retrace. Should be loaded with (hsyncstr + Horizontal Sync signal width) AND 1Fh.
hsyncdel<1:0>	Horizontal retrace delay.
In Power Graphic n	node the following hits are extended to support a wider display area:

In Power Graphic mode, the following bits are extended to support a wider display area:

htotal<8:0>	Horizontal total
hblkstr<8:0>	Start horizontal blanking
hsyncstr<8:0>	Start horizontal retrace

The horizontal counter can be reset in Power Graphic mode by a rising edge on the VIDRST pin, if the hrsten bit of the CRTCEXT1 register is set to '1'.


The units of the horizontal counter are 'character clocks' for VGA mode, or 8 pixels in Power Graphic mode. The **scale** field of the **CRTCEXT3** register is used to bring the VCLK clock down to an '8 pixel' clock.

The suggested scale factor is shown in the following table:

interleave	Bits/Pixel	Scale
0	8	001
	16	011
	24	101
	32	111
1	8	000
	16	001
	24	010
	32	011

5.6.2 Vertical Timing

Figure 5-3: CRTC Vertical Timing



In VGA mode, the vertical timings are defined by the following VGA registers:

vtotal<9:0>	Vertical total. Should be programmed with the total number of displayed lines plus the non-displayed lines minus 2.
vdispend<9:0>	Vertical display end. Should be loaded with the number of displayed lines minus 1.
vblkstr<9:0>	Start vertical blanking. The programmed value is one less than the horizontal scan line count at which the vertical blanking signal becomes active.
vblkend<7:0>	End vertical blanking. Should be loaded with (vblkstr -1 + Vertical Blank signal width) AND FFh.
vsyncstr<9:0>	Start vertical retrace
vsyncend<3:0>	End vertical retrace. Should be loaded with (vsyncstr + Vertical Sync signal width) AND 0Fh.
linecomp<9:0>	Line compare

In Power Graphic mode, the following bits are extended to support a larger display area:

vtotal<11:0>	Vertical total
vdispend<10:0>	Vertical display end
vblkstr<11:0>	Vertical blanking start
vsyncstr<11:0>	Start vertical retrace
linecomp<10:0>	Line compare

The units of the vertical counter can be 1 or 2 scan lines, depending on the value of the **hsyncsel** bit of the **CRTC17** register.

The Vertical counter can be reset in Power Graphic mode by the VIDRST pin if the **vrsten** bit of the **CRTCEXT1** register is set to '1'. The **vinten** and **vintclr** fields of the **CRTC11** register can be used to control the vertical interrupt.

5.6.3 Memory Address Counter

In VGA mode, the following registers are used to program the memory address counter and the cursor/ underline circuitry:

stradd<15:0>	Start address
offset<7:0>	Logical line width of the screen. This is programmed with the number of double or
	single words in one character line.
curpos<15:0>	Cursor position
prowscan<4:0>	Preset row scan
maxscan<4:0>	Maximum scan line
currowstr<4:0>	Row scan cursor begins
currowend<4:0>	Row scan cursor ends
curoff<4:0>	Cursor off
undrow<4:0>	Horizontal row scan where underline will occur
curskew<1:0>	Cursor skew control

- The row scan counter can be clocked by the horizontal sync signal or by the horizontal sync signal divided by 2, depending on the value of the conv2t4 (200 to 400 line conversion) field of the CRTC9 register.
- The memory address counter clock is controlled by count4 (CRTC14) and count2 (CRTC17). These fields have no effect in Power Graphic mode.
- The memory address can be modified by the dword (CRTC14), wbmode, addwrap, selrows-can, and cms (CRTC17) fields.

In Power Graphic mode, the following bits are extended in order to support a larger display, and up to 8 Mbytes of memory.

stradd<19:0> Sta	rt address.
------------------	-------------

offset<9:0>

- Logical line width of the screen. This is programmed with the number of slices in one character line.
 - The display can be placed in interlace mode if the **interlace** bit of the **CRTCEXT0** register is set to '1'.
 - The curpos, prowscan, currowstr, currowend, curoff, undrow and curskew registers are not used in Power Graphic mode.
 - The **maxscan** field of the **CRTC9** register is used to zoom vertically in Power Graphic mode.
 - Horizontal zooming can be achieved by dividing the pixel clock period and reprogramming the horizontal registers.

5.6.4 Programming in VGA Mode

The VGA CRTC of the MGA-2064W chip conforms to VGA standards. The limitations listed below need only be taken into account when programming extended VGA modes.

Limitations:

- **htotal** must be greater than 0.
- **vtotal** must be greater than 0.
- htotal hdispen must be greater than 0
- In interlace mode, **htotal** must be equal to or greater than **hsyncend** + 1
- htotal bytepan + 2 must be greater than hdispend
- hsyncstr must be greater than hdispend + 2

CRTC Latency Formulas

This section presents several rules that must be followed in VGA mode in order to adhere to the latency constraints of the MGA-2064W's CRTC.

In the formulas below, 'cc' represents the number of VCLKs per character. The display modes are controlled by the SEQ1 register's dotmode and dotclkrt fields and the ATTR10 register's pelwidth field as shown below:

Display Mode	dotmode	dotclkrt	pelwidth	сс
Character mode: 8	1	0	0	8
Character mode: 9	0	0	0	9
Zoomed character: 16	1	1	0	16
Zoomed character: 18	0	1	0	18
Graphics (non-8 bit/pixel)	1	0	0	8
Zoomed graphics (non-8 bit/pixel)	1	1	0	16
Graphics (8 bit/pixel)	1	0	1	4
Zoomed graphics (8 bit/pixel)	1	1	1	8

Variable	VGA Text	VGA Graphics
А	27	19
В	7	1
С	9	8
D	57	30

The following factors (in GCLKs) must be applied to the formulas below, according to whether text or graphics are being displayed:

Using these values, we can determine the following rules:

- 1. $(cc * ((H_total Byte_pan) (H_dispend + MAX(H_dispskew + 2, H_syncstr H_dispend)) + 1) 3) * Tvclk >= A * Tgclk$
- 2. $(cc * 4 1) * Tvclk \ge A * Tgclk$
- 3. $cc * Tvclk \ge B * Tgclk$
- 4. $(cc * ((H_total Byte_pan) H_dispend + 2) 1) * Tvclk \ge (A + C) * Tgclk$
- 5. $(cc * ((H_total Byte_pan) (H_dispend + MAX(H_dispskew + 2, H_syncstr H_dispend)) + 2) 3) * Tvclk >= (A + C) * Tgclk$
- 6. $(cc * ((H_total Byte_pan) H_dispend + 3) 1) * Tvclk \ge (D + C) * Tgclk$

5.6.5 Programming in Power Graphic Mode

The horizontal and vertical registers are programmed as for VGA mode, and they can use the **CRTC** extension fields.

The memory address mapper must be set to byte mode and the offset register value (**CRTC13**) must be programmed with the following formulas:

Where: pitch is the line pitch in pixels, and

bpp	Fbpp
8	8
16	4
24	2 - 2/3
32	2

interleave	Fileave
0	1
1	2

For example, in an interleave system with a 16 bit/pixel frame buffer at a resolution of 1280 x 1024:

offset = 1280/(2*4) = 160

The value that is programmed into **offset** must be a multiple of 8. This means, in other words, that the pitch of the screen must be a multiple of the following:

bpp	Non-interleave	Interleave
8	128	64
16	64	32
24	42 2/3	21 1/3
32	32	16

The **startadd** field represents the number of pixels to offset the start of the display by.

bpp	Non-interleave	Interleave
8	4	8
16	2	4
24	1 1/3	2 2/3
32	1	2

For example, in a non-interleave system with a 16 bit/pixel frame buffer, **startadd** = 16 indicates that the display will be offset by 32 pixels.

You should remember that the memory address counter is used to generate data transfer requests to the MCTL in Power Graphic mode. It is *not* used to get data from the RAM to the Attributes Controller (**ATTR**) as in VGA mode.

There is no overscan in Power Graphic mode because the blank/ and cde pins on the RAMDAC are tied together with the blank/ signal from the MGA-2064W chip. So:

htotal+5 == hblkend+1 hdispend+1 == hblkstr+1

The End Horizontal Blank value must always be greater that hsyncstr + 1, so that the start address latch can be loaded before the memory address counter.

A composite sync (block sync) can be generated on the HSYNC pin of the chip if the **csyncen** field of the **CRTCEXT3** register is set to '1'. The VSYNC pin will continue to carry the vertical retrace signal.

The composite sync is always active low. Note that the following values must be programmed in Power Graphic mode.

- hsyncsel = 0
- hdispskew = 0
- hsyncsel = 0
- bytepan = 0
- conv2t4 = 0
- dotclkrt = 0
- dword = 0, wbmode = 1 (refer to the 'Byte access' table in the CRTC17 register description)
- selrowscan = 1, cms = 1

Changing the Start Address

Care must be taken when changing the start address. To avoid artifacting when changing the start address, the following conditions should be respected:

- A change to the start address will only take effect at the beginning of the next frame. In a page flipping application, when the start address is modified, it is important that any modification to the currently-displayed frame be prevented until the vertical blank period.
- The start address register is broken into three parts. In order to ensure that the address is consistent, these locations should not be updated in the line which precedes the first display line of the screen.
- If any of the four LSBs of the start address must be modified, then the start address should be modified during the vertical blanking interval.

In all cases, you can see which line the CRTC is currently displaying (including blank lines) by reading the **VCOUNT** register.

Interlace Mode

If interlace is selected, the offset value must be multiplied by 2.

- The **vtotal** value must be the total number of lines (of both fields) divided by 2.
 - For example, for a 525 line display, vtotal = 260.
- The **vsyncstr** value must be divided by 2
- The **vblkstr** values must be divided by 2
- The **hvidmid** field must be programmed to become active exactly in the middle of a horizontal line.

Zooming

Horizontal zooming is achieved by slowing down the pixel clock and re-programming the horizontal registers of the CRTC.

■ For example, to obtain a horizontal zoom rate of x2, slow the pixel clock by two and re-program all of the horizontal CRTC registers so that the period, active time, front and back porch, blank and sync width (in ns) remain the same. The horizontal counter will have a precision of 16 or 32 pixels on the screen for zoom rates of x2 or x4 respectively.

Vertical zooming is achieved by re-scanning a line 'n' times. Program the **CRTC9** register's **maxscan** field with the appropriate value, n-1, to obtain a vertical zoom.

• For example, set **maxscan** = 3 to obtain a vertical zoom rate of x4.

Limitations:


- **htotal** must be greater than 0 (because of the delay registers on the **htotal** comparator)
- htotal hdispen must be greater than 0
- In interlace mode, **htotal** must be equal to or greater than **hsyncend** + 1.
- htotal bytepan + 2 must be greater than hdispend
- hsyncstr must be greater than hdispend + 2
- vtotal must be greater than 0 (because of the delay registers on the vtotal comparator)
- In interlace mode, **vtotal** must be an even number.


CRTC Latency Formulas

This section presents several rules that must be followed in Power graphic mode in order to adhere to the latency constraints of the MGA-2064W's CRTC.

In the formulas below, 'cc' represents the number of VCLKs per character (8 pixels).Using these values, we can determine the following rules:

- $1. \quad (cc * (H_total (H_dispend + MAX(startadd < 3:0 > + 1/cc, H_syncstr H_dispend))) 1.5) * Tvclk >= 51 * Tgclk + 1/cc, H_syncstr H_dispend))) 1.5) * Tvclk >= 51 * Tgclk + 1/cc, H_syncstr H_dispend)) 1.5) * Tvclk >= 51 * Tgclk + 1/cc, H_syncstr H_dispend)) 1.5) * Tvclk >= 51 * Tgclk + 1/cc, H_syncstr H_dispend)) 1.5) * Tvclk >= 51 * Tgclk + 1/cc, H_syncstr H_dispend)) 1.5) * Tvclk >= 51 * Tgclk + 1/cc, H_syncstr H_dispend)) 1.5) * Tvclk >= 51 * Tgclk + 1/cc, H_syncstr H_dispend) 1.5) * Tvclk >= 51 * Tgclk + 1/cc, H_syncstr H_s$
- 2. 58.5 * Tvclk >= 51 * Tgclk
- 3. 16 * Tvclk >= Tgclk
- 4. $(cc * (H_total H_dispend) + MOD(pitch*cc/8 1, 16) + 1.5) * Tvclk \ge 62 * Tgclk$
- $5. \quad (cc * (H_total (H_dispend + MAX(startadd < 3:0 > + 1/cc, H_syncstr H_dispend)) + 1) 1.5) * Tvclk >= 59 * Tgclk + 1/cc, H_syncstr H_dispend) + 1) 1.5) * Tvclk >= 59 * Tgclk + 1/cc, H_syncstr H_dispend) + 1) 1.5) * Tvclk >= 59 * Tgclk + 1/cc, H_syncstr H_dispend) + 1) 1.5) * Tvclk >= 59 * Tgclk + 1/cc, H_syncstr H_dispend) + 1) 1.5) * Tvclk >= 59 * Tgclk + 1/cc, H_syncstr H_dispend) + 1) 1.5) * Tvclk >= 59 * Tgclk + 1/cc, H_syncstr H_dispend) + 1) 1.5) * Tvclk >= 59 * Tgclk + 1/cc, H_syncstr H_syncstr$
- 6. $(cc * (H_total H_dispend + 1) + MOD(pitch*cc/8 1, 16) + 1.5) * Tvclk \ge 70 * Tgclk$





5.7 Interrupt Programming

The MGA-2064W has four interrupt sources:

1. Pick interrupt

This interrupt is used to help with item selection in a drawing. A rectangular pick region is programmed using the clipper registers (**YTOP**, **YBOT**, **CXLEFT**, **CXRIGHT**). All planes must be masked by writing FFFFFFFh to the **PLNWT** register. The drawing engine then redraws every primitive in the drawing. When pixels are output in the clipped region, the pick pending status is set. After a primitive has been initialized, the **STATUS** register's **dwgengsts** bit can be polled to determine if some portion of the primitive lies within the clipping region.

Picking interrupts are generated when primitives are drawn using either RPL, RSTR, ZI, or I. These access types are explained in the **atype** field description for the **DWGCTL** register in Chapter 4.

2. Vertical sync interrupt

This interrupt is generated every time the vsync signal goes active. It can be used to synchronize a process with the video raster such as frame by frame animation, etc. The vsync interrupt enable and clear are both located in the **CRTC11** VGA register.

3. Vertical line interrupt

This interrupt is generated when the value of the **linecomp** field of **CRTC18** equals the current vertical count value. This interrupt is more flexible than the vertical sync interrupt because it allows interruption on any horizontal line (including blank and sync lines).

4. External interrupt

This interrupt is generated when the external interrupt line is driven active. It is the responsibility of the external device to provide the clear and enable enable functions.

The following table summarizes the supported functionality that is associated with each interrupt source.

Interrupt	STATUS	EVENT	ENABLE	CLEAR		
Pick	-	pickpen	pickien	pickiclr		
FICK	-	STATUS<2>	IEN<2>	ICLEAR<2>		
Ventical anna	vsyncsts	vsyncpen	vinten	vintclr		
Vertical sync	STATUS<3>	STATUS<4>	CRTC11<5>	CRTC11 <4>		
Vertical line	-	vlinepen	vlineien	vlineiclr		
ventical fine	-	STATUS<5>	IEN<5>	ICLEAR<5>		
External	extpen	-	extien	-		
External	STATUS<6>		IEN<6>			

STATUS Indicates which bit reports the current state of the interrupt source.

EVENT Indicates which bit reports that the interrupt event has occurred.

ICLEAR A pending bit is kept set until it is cleared by the associated clear bit.

IEN An interrupt source may or may not take part in activating the PINTA/ hardware interrupt line. The EVENT and STATUS flags are not affected by interrupt enabling or disabling.

Notes:

- It is a good practice to clear an interrupt before enabling it
- **vsyncpen** is set on the rising edge of vsync
- **vsyncpen** is set on the first pixel within the clipping box
- vlinepen is set at the beginning of the line

Power Graphic Mode Fields (includes configuration space and memory space register fields)

dr6<23:0>4-32
dr7<23:0>4-33
dr8<23:0>4-34
dwgengsts<16>4-65
eepromwt<20>4-14
extien<6>
extpen<6>
fastbackcap RO <23>
fifocount<5:0>4-48
forcol<31:0>4-47
funcnt<6:0>
funoff< 21:16>
fxleft<15:0>4-49
fxleft<15:0>
fxright<15:0>4-51
fxright<31:16>4-49
header<23:16>4-7
index<13:2>4-10
interleave<12>4-13
intline R/W <7:0>4-8
intpin RO <15:8>4-8
iospace R/W <0>4-4
i y<11:0> 4-59
length<15:0>4-54
length<15:0>4-72
linear<7>4-41
memreset<15>4-55
memspace R/W <1>4-4
memspace-indRO <0> 4-11
memspace-indRO <0>4-12
mgabase1<31:14>4-11
mgabase2<31:23>4-12
nodither<30>
nogscale<21>4-14
noretry<29>
opcod<3:0>4-40
patreg<63:0>
pattern<29>
pickiclr<2>4-52
pickien<2>
pickpen<2>4-65
plnwrmsk<31:0>
powerpc<31>4-14
prefetchableRO <3> 4-11
prefetchableRO <3>

(Power Graphic Mode Fields, con't)

productidRO <28:24> 4-14
pwidth<1:0> 4-55
resparerr RO <6>
revision<7:0>4-3
rfhcnt<19:16>
rombase<31:16>4-15
romen<0>4-15
scanleft<0>
sdxl<1>4-62
sdxr<5>
sdy<2>
sdydxl<0> 4-62
sellin<31:29>4-71
SERRenable RO <8>
sgnzero<13>
shftzero<14>
sigsyserrRO <30> 4-5
sigtargab RO <27> 4-5
softreset<0>
solid<11>
spage <25:24> 4-20
specialcycle RO <3>4-4
srcreg<127:0> 4-64
stylelen<22:16>4-63
trans<23:20> 4-44
transc<30>4-46
type RO<2:1> 4-11
typeRO <2:1>4-12
vcount<11:0>4-66
vendor<15:0>
vgaioen<8> 4-13
vgasnoop R/W <5>4-4
vlineiclr<5>
vlineien<5>4-53
vlinepen<5>4-65
vsyncpen<4>4-65
vsyncsts<3>
waitcycle RO <7>
x_end<15:0>
x_off<3:0> 4-63
x_start<15:0>
xdst<15:0>4-67
y_end<31:16>

y_off<6:4> 4-63
y_start<31:16> 4-69
ydst<21:0>4-71
ydstorg<22:0>4-73
ylin<15> 4-59
yval<31:16> 4-72
zmode<10:8> 4-41
zorg<22:0> 4-75

VGA Mode Fields

addwrap<5>4-116
asyncrst<0>4-147
atcgrmode<0>
attradsel<7>4-119
attrd<15:8>4-81
attrx<4:0>4-120
attrx<4:0>4-80
blinken<3>4-83
bytepan<6:5>
chain4<3>
chainoddeven<1>
clksel<3:2>4-144
cms<0> 4-114
colcompen<3:0>4-140
colplen<3:0>4-86
colsel54<1:0>4-88
colsel76<3:2>4-88
conv2t4<7>
count2<3> 4-116
count4<5> 4-111
cpudata<7:0>4-118
crtcd<15:8>
crtcextd<15:8>4-121
crtcextx<2:0>4-121
crtcintCRT<7>
crtcprotect<7>4-108
crtcrstN<7>
crtcx<5:0>
csyncen<6> 4-125
curloc<7:0>
curloc<7:0>
curoff<5>
currowend<4:0>4-102
currowstr<4:0>4-101
curskew<6:5>4-102
diag<5:4> 4-143
dotclkrt<3>4-148
dotmode<0>4-148
dsts<1:0> 4-129
dword<6>
featcb0<0>4-130
featcb1<1>4-130
featin10<6:5>4-142

funsel<4:3>	4-135
gcgrmode<0>	4-139
gcoddevmd<4>	4-137
gctlx<3:0>	4-131
hblkend<4:0>	. 4-94
hblkend<6>	4-123
hblkend<7>	
hblkstr<1>	
hblkstr<7:0>	. 4-93
hdispend<7:0>	. 4-92
hdispskew<6:5>	
hpelcnt<3:0>	
hpgoddev<5>	4-144
hretrace<0>	4-143
hrsten<3>	4-123
hsyncdel<6:5>	. 4-96
hsyncend<4:0>	. 4-96
hsyncoff<4>	4-123
hsyncpol<6>	4-145
hsyncsel<2>	4-116
hsyncstr<2>	4-123
hsyncstr<7:0>	. 4-95
htotal<0>	4-123
htotal<7:0>	. 4-91
hvidmid<7:0>	4-128
interlace<7>	4-122
ioaddsel<0>	4-144
lgren<2>	. 4-83
linecomp<4>	. 4-98
linecomp<6>	4-100
linecomp<7:0>	4-117
linecomp<7>	4-124
mapasel<5,3:2>	4-150
mapbsel<4,1:0>	4-150
maxscan<4:0>	4-100
memmapsI<3:2>	4-139
memsz256<1>	4-151
mgamode<7>	4-126
mode256<6>	4-138
mono<1>	
offset<5:4>	
offset<7:0>	
ovscol<7:0>	
p5p4<7>	4-84

VGA Mode Fields (con't)

page<6:0>	 •	•	•			•	•	 •	•	•		4-127
palet0-F<5:0>	 •	•	•		•	•	•	 •	•	•		. 4-82
pancomp<5>	 •	•	•		•	•	•	 •	•	•		. 4-84
pas<5>	 •	•	•		•	•	•	 •	•	•		4-120
pas<5>	 •		•			•	•	 •	•	•	 •	. 4-81
pelwidth<6>	 •	•	•		•	•	•	 •	•	•		. 4-84
plwren<3:0>												
prowscan<4:0>												
rammapen<1> .												
rdmapsl<1:0>												
rdmode<3>												
refcol<3:0>												
rot<2:0>												
scale<2:0>												
scroff<5>												
sel5rfs<6>												
selrowscan<1>												
seqd<15:8>												
seqoddevmd<2>												
setrst<3:0>												
setrsten<3:0>												
shftldrt<2>												
shiftfour<4>												
slow256<5>												
srintmd<5>												
startadd<3:0>												
startadd<7:0>												
startadd<7:0>												
switchsns<4>												
syncrst<1>												
undrow<4:0>												
vblkend<7:0>												
vblkstr<3>	 •	•	•	• •	•	•	•	 •	•	•		. 4-98
vblkstr<4:3>												
vblkstr<5>	 •	•	•	• •	•	•	•	 •	•	•		4-100
vblkstr<7:0>	 •	•	•		•	•	•	 •	•	•	 •	4-112
vdispend<1>												
vdispend<2>												
vdispend<6>												
vdispend<7:0>.												
videodis<4>												
vidstmx<5:4>												
vintclr<4>	 •	•	•			•	•	 •	•	•		4-108

vinten<5>4-108
vretrace<3>
vrsten<7>4-123
vsyncend<3:0>4-108
vsyncoff<5>4-123
vsyncpol<7>
vsyncstr<2>4-98
vsyncstr<6:5>
vsyncstr<7:0>
vsyncstr<7>4-98
vtotal<0>
vtotal<1:0>4-124
vtotal<5>
vtotal<7:0>4-97
wbmode<6>4-116
wrmask<7:0>4-141
wrmode<1:0>4-137

Α

aborting current drawing instruction 4-61 accelerated graphics modes 4-124 access to the drawing engine 5-16 address initialization 5-28 wrap 4-114 address generator extensions register 4-120 Address Processing Unit 2-2, 2-4 addresses byte 4-109 double word 4-109 single word 4-109 alignment destination/source 5-30 alpha 4-47 character generation 4-148 mode 4-81, 4-137 aperture location 4-11 to 4-12 APU 2-2, 2-4 AR registers, setting 4-42 AR0 4-17 AR1 4-18 AR2 4-19 AR3 4-20 AR4 4-21 AR5 4-22 AR6 4-23 asynchronous reset 4-145 ATTR 4-78 data register 4-79 ATTR0 to ATTRF 4-80 ATTR10 4-81 ATTR11 4-83 ATTR12 4-84 ATTR13 4-85 ATTR14 4-86 attribute address register 4-117 to 4-118 attribute controller index 4-78 register 4-78 attribute mode control register 4-81 attributes address/data select 4-117 controller 4-117

Power Graphic mode 4-2, 4-16 VGA mode 4-77 auto-init vectors 4-54 AUTOLINE 4-17 to 4-23, 4-62, 4-68 to 4-69 AUTOLINE_CLOSE 4-40, 5-17 AUTOLINE_OPEN 4-40, 5-17 axes major/minor 5-29

В

background color 4-24, 4-46, 5-19, 5-24, 5-33 to 5-34, 5-39 back-to-back transactions 4-4 base address control registers 4-11 EPROM 4-15 BCOL 4-24 begin row scan cursor 4-99 BFCOL 4-45, 4-62 **BFIFO** writing 4-48 big endian processor 4-14, 4-56 restriction 5-6 support 5-2 BIOS enable 4-14 **BIOS EPROM** aperture access 4-14 booting 4-15 biosen strap 4-15 bit mask register 4-133, 4-135, 4-139 BITBLT 4-40, 5-41 function 4-40 linear 4-41 operations 4-45, 4-64 xy 4-41 bitblt operations 5-28 fast 5-28 supported formats with expansion 5-39 blinking 4-81 BLIT 4-17 to 4-18, 4-20 to 4-23, 4-50 to 4-51, 4-62, 4-67, 4-71 mode selection 4-45 operations 4-42, 4-45 to 4-46, 4-63 BLK 4-41

block diagram MGA-2064W 2-3 typical implementation 1-2 block mode 2-4 defined 5-23 blue color value 4-37 blue increment diagonal axis 4-39, 5-20 major axis 4-38, 5-20 x axis 4-38, 5-26 y axis 4-39, 5-26 blue start 5-20, 5-26 BMONOLEF 4-45 BMONOWF 4-45 board design, product options 4-14 Boolean ALU 2-4 **Boolean** operation source/destination slice 4-43 boot space 5-2 booting with BIOS EPROM 4-15 border color 4-83 BPLAN 4-45 Bresenham parameters 5-17 BU24BGR/BU24RGB 4-45 BU32BGR/BU32RGB 4-45 Bus FIFO 4-48 status register 4-48 BUYUV 4-45 byte addresses 4-109 panning control 4-97 swapping 4-14 byte values setting/resetting 4-130

С

CGA emulation 4-142 chain four 4-149 changing the start address 5-50 character clock 4-146 division 4-114 character fonts 4-81 character map select register 4-148 character mode display refresh 2-2 circuitry color expansion 2-4 control for external devices 2-4 depth generation/comparison 2-4 dithering 2-4

patterning 2-4 CLASS 4-3 clear vertical interrupt 4-106 clipper x boundary register 4-25 left boundary 4-25 to 4-26 maximum boundary register 4-27 minimum boundary register 4-26 right boundary 4-25, 4-27 clipper y bottom boundary 4-70 maximum boundary register 4-70 top boundary 4-74 top boundary register 4-74 clipping disable 4-26 to 4-27, 4-70, 4-74 limits 5-16 rectangle 2-4 window 4-26, 4-74 clock source selection 4-142 clocking memory address counter 4-109 mode register 4-146 color border 4-83 enable comparison 4-138 overscan 4-83 color compare read cycle 4-138 register 4-132 'color don't care' register 4-138 color expansion BLITs 4-46 circuitry 2-4 module 4-24 color outputs for status port 4-84 color palette select 4-86 color plane enable register 4-84 color select register 4-86 color space converter 2-4 compatibility mode support 4-112 composite sync 5-50 enable 4-123 configuration space 5-2 PCI 4-7 reserved locations 3-2 configurations 16 bit/pixel 4-55 MGA-2064W 1-2

constant shaded trapezoids 5-21 continuity points 5-21 continuous address/data stepping 4-4 control aperture 4-10 to 4-11 base address register 4-11 overlaps 4-11 to 4-12, 4-15 control circuitry (external devices) 2-4 control register 4-10 address data 4-9 base address 4-11 controller VGA attributes 2-2 VGA graphics 2-2 conversion 200 to 400 line 4-98 color space 2-4 count by 2 4-114 CPU data 4-116 latches 4-135 read latch register 4-116 CRTC 2-2, 4-87 currently-displayed line 5-50 data 4-88 extension register 4-119 horizontal timing 5-45 index 4-87 mode control register 4-112 protect registers 4-106 register 4-87 reset 4-114 vertical timing 5-46 **CRTC** extension data register 4-119 index register 4-119 CRTC0 4-89 CRTC1 4-90 CRTC2 4-91 CRTC3 4-92 CRTC4 4-93 CRTC5 4-94 CRTC6 4-95 CRTC7 4-96 CRTC8 4-97 CRTC9 4-98 CRTCA 4-99 CRTCC 4-101 CRTCD 4-102 CRTCE 4-103

CRTCF 4-104 CRTC10 4-105 CRTC11 4-106 CRTC12 4-107 CRTC13 4-108 CRTC14 4-109 CRTC15 4-110 CRTC16 4-111 CRTC17 4-112 CRTC18 4-115 CRTC22 4-116 CRTC24 4-117 CRTC26 4-118 CRTCEXT 4-119 CRTCEXT0 4-120 CRTCEXT1 4-121 CRTCEXT2 4-122 CRTCEXT3 4-123 CRTCEXT4 4-125 CRTCEXT5 4-126 CTRC programming 5-45 current green color value 4-34 red color value 4-31 vertical count 4-66 cursor location, high order 4-103 location, low order 4-104 off 4-99 on 4-99 skew control 4-100 start register 4-99 to 4-100 CXBNDRY 4-25 CXLEFT 4-26 CXRIGHT 4-27

D

DAC status register (DACSTAT) 4-127 data ALU 0 register 4-28 data ALU 2 register 4-29 data ALU 3 register 4-30 data ALU 4 register 4-31 data ALU 6 register 4-32 data ALU 7 register 4-33 data ALU 8 register 4-34 data ALU 10 register 4-35 data ALU 11 register 4-36 data ALU 12 register 4-37

data ALU 14 register 4-38 data ALU 15 register 4-39 data FIFO 2-4 data format 5-36, 5-42 to 5-43 data path, host/frame buffer 2-2 Data Processing Unit 2-2, 2-4 data rotate count 4-133 register 4-133 data select register 4-117 data select/attributes address 4-117 data stepping/continuous address 4-4 data write mask 4-139 decoding circuitry, PCI bus interface 2-2 resource 2-2 delav horizontal retrace 4-94 internal pipeline 4-92, 4-94 Depth generation/comparison circuitry 2-4 depth lines 5-17, 5-20 destination boundary 5-28, 5-36, 5-42 to 5-43 current address 4-20 end address 4-17 starting address 4-18 y origin 4-73 DEVCTRL 4-4 to 4-5 device control register 4-4 to 4-5 identification register 4-6 response to I/O SPACE accesses 4-4 response to memory accesses 4-4 select timing 4-5 DEVID 4-6 diagnostic 4-141 direct access data size 4-56 read cache 4-61 direct read access to frame buffer 5-2 display enable 4-141 skew control 4-92 display refresh character modes 2-2 VGA modes 2-2 dithering 4-55, 4-71 circuitry 2-4 division character clock 4-114

VCLK 4-124 DMAWIN 5-35, 5-43 data size 4-56 dot clock rate 4-146 scaling factor 4-123 double word addresses 4-109 mode 4-109 down scaling (not supported) 5-40 DPU 2-2, 2-4 DR0 4-28 DR2 4-29 DR3 4-30 DR4 4-31 DR6 4-32 DR7 4-33 DR8 4-34 DR10 4-35 DR11 4-36 DR12 4-37 DR14 4-38 DR15 4-39 drawing polylines 4-22 rectangles 4-42 using depth 4-41 drawing control register 4-40, 5-16 drawing engine access 5-16 starting 5-17, 5-21, 5-28, 5-35, 5-40 to 5-41, 5-43 status 4-65 drawing operations sequencing 2-4 source data 4-64 drawing window 4-26 to 4-27, 4-74 DWGCTL 4-40, 5-16

Ε

EEPROM 4-4 base address 4-15 EEPROM write enable 4-14 8 bit/pixel configurations 4-60 emulation CGA 4-142 MDA 4-142 monochrome 4-81 enable

color plane 4-84 line graphics character code 4-81 RAM 4-142 set/reset planes 4-131 set/reset register 4-131 vertical interrupt 4-106 VGA palette 4-118 end horizontal blanking 4-92, 4-94 end horizontal retrace register 4-94 end vertical blank register 4-111 error increment 4-19, 4-23 term 4-21 explanation of programming steps 5-16 external color palette index 4-86 interrupt 4-53, 4-65, 5-53

F

fast bitblt operations (FBITBLT) 4-40, 5-28, 5-41 FCOL 4-47 FEAT 4-128 feature control register 4-128 feature input 4-140 fetches 32-bit 4-146 word 4-146 FIFOSTATUS 4-48 filled object left boundary 4-50 x left coordinate 4-49 to 4-50 x left/right 5-22 x right coordinate 4-49, 4-51 filled trapezoid drawing 4-17 to 4-19, 4-51 fills span line 5-21 first pixel of screen 4-73 flushing FIFO 4-61 foreground 4-47 color 5-18 to 5-19, 5-23 to 5-24, 5-33 to 5-34, 5-37, 5-39 color register 4-47 format linear 4-71 to 4-72 little endian 5-24 to 5-25 Windows 5-24 to 5-25 xy 4-71 frame buffer 2-2, 2-4

aperture 4-12, 4-15 interleave 2-4 mapping on host bus 4-142 MGA aperture 4-125 non-interleave 2-4 Power Graphic mode (interleave) 5-11 Power Graphic mode (non-interleave) 5-11 space 5-5 VGA mode 5-10 function select 4-133 funnel count value 4-63 funnel shifter 2-4 control register 4-63 FXBNDRY 4-49 FXLEFT 4-50 FXRIGHT 4-51

G

gclk divider 4-14 signal 4-14 GCTL 4-129 GCTL0 4-130 GCTL1 4-131 GCTL2 4-132 GCTL3 4-133 GCTL4 4-134 GCTL5 4-135 GCTL6 4-137 GCTL7 4-138 GCTL8 4-139 generation of SERR interrupts 4-4 generic device function 4-3 global initialization registers 5-16 glue logic 1-2 Gouraud shading 2-4, 4-47 trapezoids 5-21 graphic blink logic 4-81 graphic clock pre-scaler 4-14 graphic controller data register 4-129 index register 4-129 graphic controller shift registers reloading 4-146 graphic/alphanumeric mode 4-81 graphics mode 4-137 register 4-135 select 4-137

graphics subsystem devices 1-2 green increment diagonal axis 4-36, 5-20 major axis 4-35, 5-20 x axis 4-35, 5-26 y axis 4-36, 5-26 green start 5-20, 5-26

Η

hard reset 4-65 hardware swapping big endian support 3-3 '#' (hash) mark used as a symbol 5-16 HEADER 4-7 high order cursor location 4-103 start address 4-101 horizontal blanking start 4-121 counter 5-45 counter extensions register 4-121 display enable end register 4-90 pel count 4-85 pel panning register 4-85 reset enable 4-121 retrace delay 4-94 retrace select 4-114 retrace start 4-121 scaling 5-40 scan direction 4-62 sync activation 4-121 sync polarity 4-143 timing 2-2 total 4-89, 4-121 horizontal video half count register 4-126 host data transfer 4-135 host/frame buffer data path 2-2

I

I (mnemonic) 4-41 I/O accesses to VGA RAMDAC 4-4 address select 4-142 space 5-3 ICLEAR 4-52 IDUMP 4-23, 4-40, 4-45 programming 5-43 supported formats 5-44

triggering 5-43 IEN 4-53 ILOAD 4-20, 4-40 operations 4-45, 5-35 supported formats 5-38 ILOAD FILTER 4-17 to 4-21, 4-23, 4-40, 5-42 ILOAD_SCALE 4-17 to 4-21, 4-23, 4-40, 5-42 inactivate horizontal/vertical sync 4-114 incomplete packet 4-57 initialization 4-10 address 5-28 slope 5-21 input of internal palette circuit 4-81 input status 1 register 4-141 input status register 4-140 **INSTSO 4-140** INSTS1 4-141 INTCTRL 4-8 interface PCI bus 2-2 to system buses 1-2 WRAM 4-40 interlace enable 4-120 mode 4-126, 5-51 interleave 2-4, 5-49 internal palette 4-79 data 4-80 internal pipeline delay 4-92, 4-94 interrupt 4-53 clear register 4-52 control register 4-8 enable register 4-53 level 4-8 line routing 4-8 pins 4-8 sources 5-53 vertical line 4-115 vertical retrace 4-140

L

last access cycle to palette 4-127 left edge error term 5-22 minor axis increment 5-22 left edge of the trapezoid for green 4-34 for red 4-31 left pixel boundary 4-50 LEN 4-54 length 4-54, 4-72 LINE 4-17, 4-19 to 4-21, 4-62 to 4-63, 4-69 error term 4-18 with RPL/RSTR attribute 4-64 line compare 4-82, 4-96, 4-98, 4-115, 4-122 line drawing 4-50 to 4-51 with line style 4-45 with no linestyle 4-42 line function 4-40 line start source address 'ssa' 4-18 line style 4-64 line width, logical 4-120 LINE with z 4-28 to 4-39LINE without auto initialization 4-22 to 4-23 LINE_CLOSE 4-40, 5-17 LINE_OPEN 4-40, 5-17 linear bitblit 4-41 format 4-71 to 4-72 source addresses 5-28 lines autoinit, non-autoinit 5-17 solid 5-17 with depth 5-17, 5-20 with linestyle 5-17 linestyle initializing 5-19 length 4-63, 5-19 lines 5-17 pattern 5-19 little endian format 5-24 to 5-25 little endian processor 3-2, 4-14 loading AR0, AR2 4-68 AR5, AR6, XDST, YDST 4-69 CXRIGHT, CXLEFT 4-25 FXRIGHT, FXLEFT 4-49 SRC register 4-42, 4-58 YDST, LEN 4-72 logical line width 4-108, 4-120 low order cursor location 4-104 start address 4-102

Μ

MACCESS 4-55 Macintosh systems 5-6 map

memory space 4-11 to 4-12 map A select 4-148 map B select 4-148 map mask register 4-147, 4-149 mapping control aperture 3-3 general 3-3 Matrox device identifier 4-6 manufacturer identifier 4-6 maximum resolution 2-4 scan line 4-98 MDA emulation 4-142 memory access register 4-55 banks 5-10 interleave 4-13 mode register 4-149 origin register 4-73 page register 4-125 pitch register 4-59 memory address counter 5-47 clocking 4-109 resetting 4-115 memory map select 4-137 memory space map 4-11 to 4-12 MGA control aperture 4-4 direct access aperture 4-4 frame buffer aperture 4-125 frame buffer aperture address register 4-12 general map 3-3 indirect access data register 4-9 indirect access index register 4-10 memory space 4-12 mode enable 4-124 MGA DATA 4-9 MGA INDEX 4-10 MGA-2064W configurations 1-2 sections 2-2 MGABASE1 4-11 MGABASE2 4-12 minor axis error increment 4-19 minor axis increment 4-19, 4-22, 5-17 MISC 4-142 miscellaneous output register 4-142

miscellaneous register 4-123, 4-137 mode 256-color 4-136 9/8 dot 4-146 accelerated graphics 4-124 alpha 4-137 double word 4-109 graphic/alphanumeric 4-81 graphics 4-137 interlace 5-51 interlaced 4-126 MGA, enable 4-124 odd/even 4-135, 4-142, 4-149 Power Graphic 4-124 read 4-135 shift register interleave 4-135 Super VGA alpha 4-124 word/byte 4-114 write 4-135 monitor sync capability 4-98 monochrome emulation 4-81 source data 4-20 move cursor 4-100multiplicator factor, linearizing ydst 4-59 multi-purpose address 0 register 4-17 address 1 register 4-18 address 3 register 4-20 address 5 register 4-22

Ν

9/8 dot mode 4-146 non-interleave frame buffer 2-4 non-Super VGA display 4-3 NOZCMP 4-41 number of displayed characters per line 4-90 displayed lines per frame 4-107 free locations, Bus FIFO 4-48 lines per frame 4-143 lines to scale 5-40 to 5-41 pixels per line 5-36 pixels/lines to draw 4-54

0

object types 5-16

odd/even mode 4-142, 4-149 chain enable 4-137 page bit 4-142 select 4-135 offset register 4-108 offsets pattern 5-24 128K window 4-125 opacity/translucidity 4-44 operating mode register 4-56 operation code 4-40 OPMODE 4-56 half-word access to 5-36, 5-43 OPTION 4-13 overflow register 4-96 overscan 5-50 color 4-83

Ρ

P5/P4 select 4-82 page bit for odd/even mode 4-142 palette address source 4-79 entry register 4-80 internal 4-79 last access size 4-127 read/write examples 4-79 parity 4-4 error detection 4-5 PAT 4-58 PAT0 4-58 pattern 5-24, 5-31 address 5-31 offsets 5-24 origin 5-24 register 4-58 storage 5-24 x offset 4-63 y offset 4-63 pattern/source address 4-20 patterned trapezoids 5-21 patterning 4-46, 4-71 circuitry 2-4 operations 5-28 pattern-pixel pinning 4-58 PCI access 4-48, 4-65 configuration space 4-7, 4-10 device identifier 4-6

interrupt line 4-8 manufacturer identifier 4-6 master device 4-4 memory space start address 4-12 read access 4-66 read cycle 4-48, 4-65 specification non-compliance 4-4 specification requirement 4-3, 4-15 PCI bus interface 2-2 decoding circuitry 2-2 specification 5-6 pel count horizontal 4-85 panning compatibility 4-82 width 4-82 picking interrupt 4-52 to 4-53, 4-65, 5-53 picture element horizontal count 4-85 panning compatibility 4-82 width 4-82 pins 2-3 PITCH 4-59 pitch 4-59, 5-16 of source operand 'syinc' 4-22 range 4-71 pixel format 4-45, 5-11, 5-16 re-formatting 5-40 pixel width for drawing 4-55 panning compatibility 4-82 planar bitblt restriction 5-34 plane masking 4-81 selection 5-34 write mask 5-16 write mask register 4-60 PLL control/programming 4-142 **PLNWT 4-60** '+' sign used as a symbol 5-16 polarity horizontal sync 4-143 polyline operations 4-67, 4-69, 4-71 polylines 5-17 Power Graphic mode 4-124 (interleave) frame buffer 5-11 (non-interleave) frame buffer 5-11 attributes 4-2, 4-16

Power PC mode 4-14 power up sequence 5-14 precedence order aperture 4-11 to 4-12, 4-15 prefetchability 4-11 to 4-12 PREP systems 5-6 preset row scan 4-97 processing trapezoid edge 2-4 vector slope 2-4 product ID bits 4-14 programming CRTC 5-45 explanation of steps 5-16 IDUMP 5-43 Power Graphic mode 5-49 protect CRTC registers 4-106

R

RAM

enable 4-142 rapid switching between sets of colors 4-86 read map select 4-134 read mode select 4-135 rectangle 5-21 clipping 2-4 initialization 5-22 red increment diagonal axis 4-33, 5-20 major axis 4-32, 5-20 x axis 4-32, 5-26 y axis 4-33, 5-26 red start 5-20, 5-26 reference color 4-132 refresh counter 4-13 request 4-13 request priority 4-13 register address generator extensions 4-120 attribute address 4-117 to 4-118 attribute controller 4-78 attribute mode control 4-81 background color 4-24 bit mask 4-139 Bus FIFO status 4-48 character map select 4-148 class code 4-3 clipper x boundary 4-25

```
register (continued)
     clipper x maximum boundary 4-27
     clipper x minimum boundary 4-26
     clipper v maximum boundary 4-70
     clipper y top boundary 4-74
     clocking mode 4-146
     color compare 4-132
     'color don't care' 4-138
     color plane enable 4-84
     color select 4-86
     CPU read latch 4-116
     CRTC 4-87
     CRTC extension 4-119
     CRTC mode control 4-112
     cursor location high 4-103
     cursor location low 4-104
     cursor start 4-99 to 4-100
     DAC status 4-127
     data ALU 0 4-28
     data ALU 2 4-29
     data ALU 3 4-30
     data ALU 4 4-31
     data ALU 6 4-32
     data ALU 7 4-33
     data ALU 8 4-34
     data ALU 10 4-35
     data ALU 11 4-36
     data ALU 12 4-37
     data ALU 14 4-38
     data ALU 15 4-39
     data rotate 4-133
     data select 4-117
     device control 4-4 to 4-5
     device identification 4-6
     drawing control 4-40
     enable set/reset 4-131
     end horizontal blanking 4-92
     end horizontal retrace 4-94
     end vertical blank 4-111
     feature control 4-128
     foreground color 4-47
     funnel shifter control 4-63
     graphic controller 4-129
     graphic mode 4-135
     header 4-7
     horizontal counter extensions 4-121
     horizontal display enable end 4-90
     horizontal pel panning 4-85
     horizontal total 4-89
```

register (continued) horizontal video half count 4-126 input status 4-140 input status 1 4-141 interrupt clear 4-52 interrupt control 4-8 interrupt enable 4-53 length 4-54 line compare 4-115 map mask 4-147 maximum scan line 4-98 memory access 4-55 memory mode 4-149 memory origin 4-73 memory page 4-125 memory pitch 4-59 MGA control aperture base address 4-11 MGA frame buffer aperture address 4-12 MGA indirect access data 4-9 MGA indirect access index 4-10 miscellaneous 4-123, 4-137 miscellaneous output 4-142 multi-purpose address 0 4-17 multi-purpose address 1 4-18 multi-purpose address 3 4-20 multi-purpose address 5 4-22 offset 4-108 operating mode 4-56 option 4-13 overflow 4-96 overscan color 4-83 palette entry 4-80 pattern 4-58 plane write mask 4-60 preset row scan 4-97 read map select 4-134 reset 4-61, 4-145 ROM base address 4-15 sequencer 4-144 set/reset 4-130 sign 4-62 source 4-64 start address high 4-101 start address low 4-102 start horizontal blanking 4-91 start horizontal retrace pulse 4-93 start vertical blank 4-110 status 4-65 underline location 4-109

```
register (continued)
     vertical count 4-66
     vertical counter extensions 4-122
     vertical display enable end 4-107
     vertical retrace end 4-106
     vertical retrace start 4-105
     vertical total 4-95
     x address (boundary) 4-49
     x address (left) 4-50
     x address (right) 4-51
     x destination address 4-67
     xy end address 4-68
     xy start address 4-69
     y address 4-71
     y destination and length 4-72
     z-depth origin 4-75
register space 5-3
registers
     Configuration Space 4-2
     global initialization 5-16
     Power Graphic mode 4-16
     VGA mode 4-77
reserved locations
     configuration space 3-2
reset 4-61, 5-13
     asynchronous 4-145
     memory address counter 4-115
     register 4-61, 4-145
     synchronous 4-145
reset bit
     minimum duration 4-61
reset values
     VGA mode registers 4-77
reset/set 4-130
resolution, maximum 2-4
resource decoding 2-2
response to special cycles 4-4
restriction
     big endian processors 5-6
     planar bitblts 5-34
retry cycles 4-14
right edge
     error term 5-22
     major axis increment 5-22
     minor axis increment 5-22
right pixel boundary 4-51
ROM
     aperture 4-11
     base address register 4-15
```

```
ROMBASE 4-15
row scan
counter 5-47
counter clock 4-98
cursor 4-100
cursor begin 4-99
RPL 4-41
RST 4-61
RSTR 4-41
```

S

sample Power Graphic mode config. space register description 4-2 Power Graphic mode register description 4-16 VGA mode register description 4-77 scaling horizontal 5-40 operations 5-40 supported formats 5-40 up 5-40 vertical 5-40 screen logical line width 4-108 off 4-146 origin 5-16 sections of the MGA-2064W chip 2-2 select background intensity 4-81 blink enable 4-81 clock source 4-142 color palette 4-86 P5/P4 4-82 row scan counter 4-114 selected line 4-71 operation 4-40 SEQ 4-144 SEQ0 4-145 SEQ1 4-146 SEQ2 4-147 SEQ3 4-148 SEQ4 4-149 sequencer data register 4-144 index register 4-144 sequencing drawing operations 2-4

SERR interrupt generation 4-4 SERRN assertion 4-5 set/reset 4-130 SGN 4-62 register field setting 4-42 shading 4-55 Gouraud 2-4 shadow memory 4-15 SHIFT 4-63 register field setting 4-43 shift four 4-146 shift register interleave mode 4-135 shift/load rate 4-146 sign of delta x (line draw/ left trap. edge) 4-62delta x (right trapezoid edge) 4-62 delta y 4-62 delta y minus delta x 4-62 sign register 4-62 signal DACRD/ 2-3 DACWT/ 2-3 EXTCS/ 2-3 EXTINT/ 2-3 EXTRST/ 2-3 GCLK 2-3 HIZ/ 2-3 MA < 8:0 > 2-3MACK/ 2-3 MBE<7:0>/ 2-3 MCAS<1:0>/ 2-3 MDQ<63:0> 2-3 MDSF<2:0> 2-3 MOE<1:0>/ 2-3 MRAS<2:0>/ 2-3 MRQ/ 2-3 MSC 2-3 MSOE<1:0>/ 2-3 PAD<31:0> 2-3 PCBE<3:0>/ 2-3 PCLK 2-3 PDEVSEL/ 2-3 PFRAME/ 2-3 PIDSEL 2-3 PINTA/ 2-3 PIRDY/ 2-3 PPAR 2-3 PRST/ 2-3 PSTOP/ 2-3

PTRDY/ 2-3 ROMCS/ 2-3 VCBLNK/ 2-3 VCLK 2-3 VCLKSL<1:0> 2-3 VHSYNC/ 2-3 VIDRST 2-3 VLDCLK 2-3 VODD 2-3 VVSYNC/ 2-3 signed y displacement 4-23 simultaneous writes 4-147 single word addresses 4-109 16 bit/pixel configurations 4-55, 4-60 16 Kbyte control aperture 4-11 64K window 4-125 slope initialization 5-21 snooping 4-4 soft reset 4-61, 4-65 chip strapping 4-61 solid lines 5-17 source current address 'sca' 4-20 dimension for x axis 4-19 linear/non-linear 5-35 register 4-64 source end address 'sea' 5-28, 5-30, 5-43 source start address 'ssa' 5-28, 5-30, 5-43 source y increment 'syinc' 5-28, 5-30, 5-43 source/pattern address 4-20 span line fills 5-21 initialization 5-22 special cycle response 4-4 split data transfer 2-4 screen 4-115 SRC register loading 4-42, 4-58 SRC0 4-64 SRC1 4-64 SRC2 4-64 SRC3 4-64 start horizontal blanking 4-91 horizontal retrace pulse 4-93 vertical blanking 4-96, 4-98, 4-110 start address 4-120 changing 5-50 high order 4-101

high register 4-101 latch 4-98 low order 4-102 low register 4-102 STATUS 4-65 strap biosen 4-15 state read 5-13 vgaboot 4-3, 4-13 Super VGA alpha modes 4-124 display 4-3 support compatibility mode 4-112 supported linearization pitches 4-59 resolutions 5-10 switch sense 4-140 sync capability of monitor 4-98 sync polarity vertical 4-143 synchronous reset 4-145 system bus interfaces 1-2 performance 4-12 systems Macintosh 5-6 PREP 5-6

T

target aborting 4-5 termination current memory cycle 4-61 DMA sequence 4-57 TEXTURE_TRAP 4-31 to 4-40, 4-45 textured trapezoids 5-21 32-bit address space 4-11 fetches 4-146 timing horizontal 2-2 vertical 2-2 toggle cursor on/off 4-99 total horizontal scan period 4-89 total source pixels 5-36 transactions, back-to-back 4-4 translucidity/opacity 4-44 transparency 4-71 color enabling 4-46

TRAP 4-20, 4-22 to 4-23, 4-40, 4-62 error term 4-21 operations 4-42 with RPL/RSTR attribute 4-64 with z 4-28 to 4-39 TRAP or LINE using depth mode 4-64 trapezoid edge processing 2-4 left edge 4-28 solid line/constant 4-42 trapezoid drawing 4-50, 4-71 with no patterning 4-42 trapezoids 5-21 constant shaded 5-21 Gouraud shaded 5-21, 5-26 to 5-27 initialization 5-22 patterned 5-21 textured 5-21 24 bit/pixel configurations 4-60 256-color mode 4-136 256K memory size 4-149 200 to 400 line conversion 4-98 two-operand BLIT algorithms 4-20 typical implementation block diagram 1-2

U-V

underline location register 4-109 underline row 4-109 up scaling 5-40 VCOUNT 4-66 vector 'continuity points' 5-21 auto-init 4-54 drawing 4-67 length 5-17 quadrant 5-22, 5-29 slope processing 2-4 starting x coordinate 4-68 starting y coordinate 4-68 using line style 4-46 vertical blank changing the start address 5-50 vertical blanking start 4-122 vertical count register 4-66 vertical counter 5-47 vertical counter extensions register 4-122 vertical display enable end 4-96, 4-107, 4-122 vertical interrupt clear 4-106 enable 4-106 vertical line interrupt 4-52 to 4-53, 4-65, 4-115, 5-53 vertical reset enable 4-121 vertical retrace 4-141 end register 4-106 interrupt 4-140 start 4-96, 4-105, 4-122 vertical retrace start 4-96 vertical scaling 5-40 vertical sync activation 4-121 interrupts 5-53 polarity 4-143 vertical timing 2-2 parameters 4-114 vertical total 4-95 to 4-96, 4-122 VGA attributes address 4-118 attributes controller 2-2 display refresh 2-2 frame buffer 4-4 graphics controller 2-2 I/O map enable 4-13 index summary of registers 3-10 mode attributes 4-77 mode register reset values 4-77 palette enable 4-118 VGA mode frame buffer 5-10 vgaboot strap 4-3, 4-13 video clock 4-146 status multiplexer 4-84 video memory map writes 4-147 VSYNC interrupt 4-65 status 4-65 vsync period 4-95

W

window 128K 4-125 64K 4-125 Windows format 5-24 to 5-25 pattern 4-58 word fetches 4-146

```
word/byte mode 4-114
WRAM
access type 4-41
interface 4-40
WRAM-to-WRAM BITBLT operations 4-45
wrap address 4-114
write mode select 4-135
write/bit function 2-4
writing to BFIFO 4-48
```

X

```
x address
     (boundary) register 4-49
     (left) register 4-50
     (right) register 4-51
x coordinate of destination address 4-67
x destination address register 4-67
x end address 4-17, 4-22
x start 4-22, 5-17
XDST 4-67
XV
     bitblit 4-41
     end address register 4-68
     format 4-71 to 4-72
     source addresses 5-28
     start address register 4-69
XYEND 4-68
XYSTRT 4-69
```

Y

```
y address register 4-71

y coordinate range 4-71

y destination 4-71

and length register 4-72

value 4-72

y end 4-19, 4-23

y increment 4-59

y length 5-36

y linearization 4-59

y start 4-23, 5-17, 5-22, 5-28, 5-36, 5-42 to 5-43

YBOT 4-70

YDST 4-71

YDSTLEN 4-72

YDSTORG 4-73

YTOP 4-74
```

Ζ

```
z diagonal increment 5-20
z drawing mode 4-41
z increment
     diagonal axis 4-30
     for x 5-26 to 5-27
     for y 5-26 to 5-27
     major axis 4-29
     x axis 4-29
     y axis 4-30
z major increment 5-20
z origin 5-16
z start 5-20, 5-26 to 5-27
z value for the current pixel 4-28
z-depth origin register 4-75
ZE 4-41
ZGT 4-41
ZGTE 4-41
ZI 4-41
ZLT 4-41
ZLTE 4-41
ZNE 4-41
ZORG 4-75
```



Notes



Notes