MGA (Matrox Graphics Architecture)

MGA ATLAS Specification

Revision 1 April I, 1994 Manual No. 10348-MS



Trademarks

Matrox[®] is a registered trademark of Matrox Electronic Systems Ltd.

MGA,™ ATLAS,™ TITAN,™ ATHENA,™, STORM,™ DUBIC,™ MGA Marvel,™ MGA VideoPro,™ QCDP,™ MGA DynaView,™ PixelTOUCH,™ MGA Control Panel,™ ModeSWITCH,™ ConsistentColor,™ and WinSqueeze!™ are trademarks of Matrox Electronic Systems Ltd.

IBM,[®] VGA, @ CGA, @ 8514/A, @ and MDA @ are registered trademarks of International Business Machines Corporation; Micro Channel (*MCA*)™ is a trademark of International Business Machines Corporation

Hercules[®] is a registered trademark of Hercules Computer Technology, Inc.

Intel[®] is a registered trademark, and 386,™ 486,™ Pentium,™ and 80387 ™ are trademarks of Intel Corporation

Windows™ is a trademark of Microsoft Corporation; Microsoft,[®] MS-DOS, @ and OS/2[®] are registered trademarks of Microsoft Corporation

AutoCAD[®] is a registered trademarkof Autodesk Inc.

RAMDAC[™] is a trademark of Brooktree

All other nationally and internationally recognized trademarks and tradenames used in this manual are hereby acknowledged.

This document contains confidential proprietary information that may not be disclosed without written permission from Matrox Electronic Systems Ltd.

Copyright Matrox Electronic Systems Ltd., 1993, 1994. All rights reserved.

Disclaimer: Matrox Electronic Systems Ltd. reserves the **right** to make changes in **specifications** at any time and without notice. The information provided by this document is believed to be accurate and reliable. However; no responsibility is assumed by Matrox Electronic Systems Ltd. for its use; nor for any **infringements** of patents or other **rights** of third parties **resulting** from its use. No license is granted under any patents or **patent** rights of Matrox Electronic Systems Ltd.

Matrox Confidential

Chapter 1: MGA Product Overview

1.1	Introduction	1-2
	1.1.1 MGA Chipset	1-2
	1.1.2 Features	1-3
	1.1.3 Driver Support	1-3
	1.1.5 Video Support	1-4
	1.1.6 Documentation	1-4
Chapter 2	: ATLAS Overview	
2.1	Introduction	2-2
	2.1.1 Bus Interface	2-2
	2.1.2 VGA	2-2
	2.1.3 Bus Interface FIFO (BFIFO)	.2-4
	2.1.4 Address Processing Unit (APU)	2-4
	2.1.5 Data Processing Unit (DPU)	.2-4
2.2	Frame Buffer	2-4
Chapter 3	: Operation Modes	
3.1	VGA Mode	3-2
	3.1.1 FlexFont	3-2
	3.1.2 Enhanced Modes	3-2
	3.1.3 Display Adapter Support	3-3
	3.1.4 Differences Between ATLAS Ports and IBM VGA Display Adapter Ports	. 3-3
	3.1.4.1 Hercules Mode Port Differences	3-3
	3.1.4.2 CGA Mode Port Differences	3-3
	3.1.4.3 EGA Mode Port Differences	3-3
	3.1.4.4 VGA Mode Port Differences	3-3
3.2	Power Graphic Mode	3-4
	3.2.1 Memory Configurations	.3-4
	3.2.2 Pixel Format	3-8
	3.2.3 Overview of Drawing Operations	3-11
	3.2.4 DMA and Pseudo DMA	3-12
	3.2.4.1 DMA	3-16
	3.2.4.2 Pseudo DMA	3-18

		3.2.5 Programming the CRTC for Power Graphic Mode	3-20
		3.2.5.1 Registers	3-20
		3.2.5.2 Interlace Modes	3-20
		3.2.5.3 Hardware Panning	3-20
		3.2.5.4 Hardware Zooming	3-20
		3.2.5.5 Programming Constraints	3-21
		3.2.5.6 Frame Buffer Alignment	3-22
		3.2.5.7 Overscan	3-23
		3.2.6 Interrupts	3-23
	3.3	Access Restrictions to Some Resources	3-24
	3.4	Initialization and Configuration	3-25
		3.4.1 Configuration Elements	3-25
		3.4.2 Booting in VGA Mode	3-25
		3.4.3 Booting in Power Graphic Mode	3-25
	3.5	Mode Switching	3-26
		3.5.1 Switching From VGA Mode to Power Graphic Mode	3-26
		3.5.2 Switching From Power Graphic Mode to VGA Mode	3-26
	3.6	Power up and Reset	3-28
		3.6.1 Hard Reset	3-28
		3.6.2 Soft Reset	3-28
		3.6.3 Configuring ATLAS in a Board-level Design	3-29
		3.6.3.1 Special Considerations for PCI	3-31
		3.6.4 Reset Field Definitions	3-31
Chapt	ter 4	: Memory Mapping	
	4.1	ISA and PCI Configurations	4-2
		4.1.1 Configuration Space Mapping	4-2
	4.2	Memory Space Mapping	4-2
		4.2.1 ISA Interface	4-2
		4.2.2 PCI Interface	4-3
		4.2.3 Power Graphic Mode Mapping (ISA and PCI)	. 4-3
	4.3	I/O Mapping	4-7
Chan	ter 5	5: Register Descriptions	
Chup		Register Descriptions	5-2
		5.1.1 Power Graphics Mode Registers	
		5.1.2 VGA Mode Registers	
	5.2	Power Graphic Mode Register Descriptions	5-4
	5.2	VGA Mode Register Descriptions	5-55
	5.5	. S. Lasse Report Descriptions	-

Chapter 6: Hardware Interface

6.1	Introduction	6-2
6.2	Host Interface	6-2
	6.2.1 PCI Interface	6-2
	6.2.1.1 PCI Bus Operation	6-2
	6.2.1.2 PCI Cycles	6-5
	6.2.1.3 Bus Sizing	6-6
	6.2.1.4 External Devices	6-6
	6.2.2 ISA Interface	6-7
	6.2.2.1 Bus Sizing	6-7
	6.2.2.2 External Devices	6-9
6.3	VRAM Interface	6-10
	6.3.1 Memory Interleave	6-12
	6.3.2 Patch RAM	6-13
	6.3.3 MCTLWTST Register Timings	6-13
	6.3.4 VRAM Interconnect	6-16
	6.3.5 Coprocessor Requests	6-19
6.4	VIDEO Interface	6-21
	6.4.1 Power Graphic Mode (No DUBIC Mode)	6-21
	6.4.2 Power Graphic Mode (DUBIC Mode)	6-22
	6.4.3 VGA Mode	6-22
	6.4.4 Slaving ATLAS	6-23
Appendix	A: Technical Data	
A.1	Pin List	A-2
	A.1.1 Host Interface (ISA Configuration)	A-2
	A.1.2 Host Interface (PCI Configuration)	A-4
	A.1.3 External Device Interface (ISA Configuration)	A-5
	A.I.4 External Device Interface (PCI Configuration)	A-6
	A.1.5 Drawing Engine (No DUBIC Mode)	A-7
	A.1.6 Drawing Engine (DUBIC Mode)	A-8
	A.1.7 Video Interface (No DUBIC Mode)	A-9
	A.1.8 Video Interface (DUBIC Mode)	A-10
	A. 1.9 Miscellaneous	A-10
	A.1.9.1 Fixed	A-10
	A.1.9.2 Test	A-10
	A.1.9.3 VCC/GND	A-11

A.2 Electrical Specification	A-12
A.2.1 Maximum Ratings	A-12
A.2.2 DC Specifications	A-12
A.2.3 AC Specifications	A-16
A.2.3.1 GCLK	A-16
A.2.3.2 Host Interface Timing	A-16
A.2.3.3 Power Graphic Mode VRAM Interface 'liming	A-25
A.2.3.4 VGA Mode VRAM Interface Timing	A-38
A.2.3.5 Video Interface Timing	A-45
A.3 Mechanical Specification	A-48
Appendix B: Customer Support	
B.1 Customer Support	B-2
Power Graphic Mode Registers	
Power Graphic Mode Register Fields	
VGA Mode Registers	
Index	

Chapter 3: Operation Modes

Table 3-1: Initialization of Drawing Registers	3-11
Table 3-2: DMA Access Types	3-17
Table 3-3: Power Graphic Mode Video Registers	3-21
Table 3-4: Interrupt Sources	3-24
Table 3-5: Strapping Definition: ATLAS-based Design	3-30
Chapter 4: Memory Mapping	
Table 4-1 : ATLAS Memory Mapping	4-2
Table 4-2: ATLAS PCI Mode Memory Mapping	4-3
Table 4-3: ATLAS Power Graphic Mode Memory Mapping	4-3
Table 4-4: ATLAS Register Mapping	4-5
Table 4-5: I/O Mapping	4-8
Chapter 6: Hardware Interface	
Table 6-1: Frame Buffer Config. (No DUBIC Mode)	6-10
Table 6-2: Frame Buffer Config. (DUBIC Mode)	6-11
Table 6-3: ATLAS/VRAM Address Connection	6-18
Table 6-4: RAS Assignment	6-18
Table 6-5: CAS and OE Assignment	6-19
Table 6-6: DSF Assignment	6-19
Table 6-7: Power Graphic Mode Video Generation	6-22
Table 6-8: VGA Signal Assignment	6-22
Appendix A: Technical Data	
Table A- 1: DC Specification	A-12
Table A-2: Host Interface (ISA) Signal Buffers	A-13
Table A-3: Host Interface (PCI) Signal Buffers	A-13
Table A-4: External Device Signal Buffers (ISA)	A-14
Table A-5: External Device Signal Buffers (PCI)	A-14
Table A-6: Drawing Engine Signal Buffers (No DUBIC)	A-14
Table A-7: Drawing Engine Signal Buffers (DUBIC)	A-15
Table A-8: Video Interface Signal Buffers (No DUBIC)	A-15
Table A-9: Video Interface Signal Buffers (DUBIC)	A-15
Table A-10: Miscellaneous Signal Buffers	A-16
Table A-11: Host Interface Parameter List	A-19

Table A-12: Host PCI 5 V liming Parameters	A-21
Table A- 13: External Device Parameter List	A-24
Table A- 14: BRQ Back Timing Parameter List	A-25
Table A- 15: Data Transfer Cycle Parameter List	A-27
Table A- 16: Hyper Page Read Cycle Parameter List	A-29
Table A- 17: Page Read Cycle Parameter List	A-31
Table A-l 8: Page Write Cycle Parameter List	A-33
Table A- 19: Refresh Cycle Parameter List	A-35
Table A-20: Page Read-Modify-Write Cycle Parameter List	A-37
Table A-21 : Video Dynamic RAM Write Cycles	A-40
Table A-22: Video Dynamic RAM Read Cycles	A-42
Table A-23: Video Dynamic RAM Page Read Cycles	A-44
Table A-24: Video Interface liming Parameter List	A-47

Chapter 1: MGA Product Overview	
Figure 1- 1: Typical Implementation Block Diagram	1-2
Chapter 2: ATLAS Overview	
Figure 2-1: ATLAS Block Diagram	2-3
Chapter 3: Operation Modes	
Figure 3-1: fbm = 0	3-4
Figure 3-2: fbm = 1	3-4
Figure 3-3: fbm = 2	3-5
Figure 3-4: fbm = 3	3-5
Figure 3-5: fbm = 4	3-6
Figure 3-6: fbm = 5	3-6
Figure 3-7: fbm = 6	3-7
Figure 3-8: fbm = 7	3-7
Figure 3-9: Pixel Slice	3-8
Figure 3-10: Pixel Data	3-9
Figure 3-1 1: 32-bit Access	3-9
Figure 3-12: ILOAD/IDUMP Formats / 1, 24, 32 bpp	3-10
Figure 3-13: DMA General Purpose Write Sequence	3-12
Figure 3-14: DMA Gen. Purpose Transfer Buffer Structure	3-13
Figure 3-15: DMA Vector Sequence	3-14
Figure 3-16: DMA Vector Transfer Buffer Structure	3-14
Figure 3-17: DMA BLIT Write Sequence	3-15
Figure 3-18: DMA BLIT Write Transfer Buffer Structure	3-15
Figure 3-19: Memory Org. (1280x1024x8 - two 1M Banks)	3-23
Figure 3-20: Configuration Bus	3-29
Chapter 6: Hardware Interface	
Figure 6-1: PCI Interface	6-3
Figure 6-2: ISA Interface	6-8
Figure 6-3: Pixel Arrangement	6-12
Figure 6-4: MCTLWTST for Data Transfer Cycle	6-14
Figure 6-5: MCTLWTST for Direct Access Cycle	6-14
Figure 6-6: MCTLWTST for Page Write and Page Read Cycle	6-15
Figure 6-7: MCTLWTST for Refresh Cycle	6-15

Figure 6-8: Page Read-Modify-Write/Anti-aliasing Cycle	6-16
Figure 6-9: Normal Request and Release of the Bus	6-20
Figure 6-10: 1 gclk Release for Refresh	6-20
Figure 6-11: ATLAS Request for Data Transfer	6-20
Figure 6-12: ATLAS/Memory Connection to 32 Bit RAMDAC	6-21
Figure 6-13: ATLAS/Memory Connection to 64 Bit RAMDAC	6-21
Figure 6-14: Horizontal Video Reset (eg. 1024x768)	6-24
Figure 6-15: Vertical Video Reset (eg. 1024x768)	6-25

Appendix A: Technical Data

Figure A- 1: ISA Host Interface Waveform	A-17
Figure A-2: Host PCI Input Waveform	A-20
Figure A-3: Host PCI Output Waveform	A-20
Figure A-4: ROM Host Interface Waveform	A-21
Figure A-5: External Device Interface Waveform (ISA)	A-2 1
Figure A-6: External Device Interface Waveform (PCI)	A-22
Figure A-8: BRQ Back Timing	A-25
Figure A-9: Data Transfer Cycle Waveform	A-26
Figure A-10: Hyper Page Read Cycle Waveform	A-28
Figure A-l 1: Page Read Cycle waveform	A-30
Figure A-l 2: Page Write Cycle Waveform	A-32
Figure A- 13: Refresh Cycle Waveform	A-34
Figure A- 14: Page Read-Modify-Write Cycle Waveform	A-36
Figure A- 15: Video Dynamic RAM Write Cycles	A-39
Figure A-l 6: Video Dynamic RAM Read Cycles	A-41
Figure A-l 7: Video Dynamic RAM Page Read Cycles	A-43
Figure A-l 8: Video liming (No DUBIC Mode)	A-45
Figure A- 19: Power Graphic Video Timing (DUBIC Mode)	A-45
Figure A-20: VGA Mode (Normal) Video liming	A-46
Figure A-2 1: VGA Mode (Slave) Video Timing	A-46
Figure A-22: ATLAS Mechanical Drawing	A-48
Figure A-23: ATLAS Mechanical Drawing (Details)	A-49

Chapter 1: MGA Product Overview

This chapter contains an overview of the Matrox MGA chipset features and software products.


1.1 Introduction

Matrox MGA is a high-speed, high-resolution graphics accelerator series of products designed for the power user. MGA is very suitable for GUI environments such as Microsoft Windows 3.1 and Windows NT, IBM OS/2 PM, and AutoCAD. It offers ultra high resolution displays with true color and many other innovative hardware and software enhancements.

MGA's 64-bit graphics power, in combination with a 486 or Pentium-class PC is in our opinion the best graphics solution if you require true workstation-level performance at a reasonable price.

1.1.1 MGA Chipset

The Matrox ATLAS chip lies at the heart of MGA's powerful graphics capabilities. It offers an ISA interface for ISA bus products, and a PCI interface for PCI systems. Several possible memory configurations permit design of 8, 16, 24, and 32 bits/pixel displays at resolutions up to 1600 x 1200 pixels. Figure 1.1 shows a block diagram of a typical graphics display adapter which uses the MGA ATLAS chip.



Host Processor Interface (ISA, PCI, EISA, MicroChannel, VESA-VL, or proprietary)

Figure I-I: Typical Implementation Block Diagram

The chipset functions as a stand-alone graphics controller that features an integrated VGA to offer both VGA Mode and high-resolution Power Graphic mode operation. It contains a 32-location Command FIFO and address and data processing units (APU, DPU). In addition, LINE, Trapezoid, and BITBLT drawing operations are available, supported by DMA and Pseudo DMA transfers. These enhancements make screen operations such as redrawing and scrolling appear instantaneous.

1.1.2 Features

- From 1 to 6 MB of frame buffer VRAM in configurations up to 32 bits/pixel
- VRAM block write operations for maximum speed
- Photo-realistic true color display, and QCDP (Quality Color Dithering Process) for displays of less than 24 bits/pixel
- Ultra-high resolution of 1600 x 1200, with 256 colors
- Workstation performance with speeds from 2 to 12 times faster than competitors' boards
- 64-bit frame buffer data bus width
- Integrated VGA, for full support of all DOS applications, eliminating the need for a separate VGA card
- Integrated PCI interface
- Direct RAMDAC interface
- Fast, flicker-free refresh rates up to 120 Hz
- Support for ISA, VESA VL, Micro Channel, EISA, PCI, and other architectures
- Installation of up to four boards in a system

1.1.3 Driver Support

MGA Power Drivers are available for Windows 3.1 and AutoCAD Rel. 11/12. The 'MGA Supplementary Drivers' package contains drivers for Windows NT, OS/2, and MicroStation (with dual display). We provide:

- Support for popular Windows and DOS design and presentation applications
- DynaView driver for AutoCAD Release 11 and 12 that includes real-time scroll bars, spy glass, and bird's eye view, etc.
- Support for AutoCAD 12 for Windows, and MicroStation PC

1.1.4 Windows Support

- Control Panel for Windows controls the **PixelTouch** hardware pan and zoom, Virtual Desktop, and 'on the fly' resolution switching (without rebooting Windows) through the use of **hotkeys**
- Font anti-aliasing in hardware
- In addition to the drivers listed above, the 'MGA Supplementary Drivers' package also contains the ConsistentColor monitor calibration utility to ensure accuracy between your screen display and the printed output, and the WinSqueeze! on-the-fly JPEG file compression utility, which can achieve compression ratios of up to 28: 1

1.1.5 Video Support

- MGA interfaces with the Matrox Marvel video capture/video windowing board
- The MGA VideoPro NTSC/PAL encoder provides output capability for recording presentations, animations, and AutoCAD walk-throughs to tape
- Hardware-assisted Video for Windows (VfW) and Indeo are supported

1.1.6 Documentation

Other documentation available for Matrox MGA products includes:

- MGA TITAN Specification (10318-MS)* A description of the Matrox MGA TITAN chip.
- MGA DUBIC Specification (10232-MS)* A description of the Matrox MGA DUBIC chip.

• MGA SDK Manual (10330-MF)	A user/reference manual for the MGA software developer's kit for DOS and Windows 3.1.
 MGA DynaView /2D for AutoCAD Manual (10345-MN) 	A user/reference manual for the Matrox MGA DynaView driver for AutoCAD and 3D Studio.
 MGA Supplemantary Drivers Manual (10352-MN) 	An installation/user manual which describes our OS/2, Windows NT, and MicroStation PC drivers, as well as the MGA WinSqueeze! and ConsistentColor programs for the Windows platform.

* Like the *ATLAS Specification*, these are restricted documents. See your Matrox Sales representative for more details.

The *PCI Bus Specification* from the PCI Special Interest Group contains additional information on hardware implementation for the PCI architecture.

Chapter 2: ATLAS Overview

This chapter introduces the Matrox MGA ATLAS chip and its component sections.

2.1 Introduction

The Matrox ATLAS chip supports both VGA and Power Graphic mode displays. VGA mode supports the VGA standard, while Power Graphic mode provides additional high-speed, ultra-high resolution displays. You can switch between the two modes while using the same monitor for both. ATLAS can be configured for PCI bus systems, or for ISA (and other) bus systems.

The ATLAS chip is a stand-alone graphics controller which is composed of several sections that work together to accomplish the many tasks required of them. The ATLAS sections are listed below, and discussed in the following sections of this chapter.

- Bus Interface
- VGA
- Bus Interface FIFO (BFIFO)
- Address Processing Unit (APU)
- Data Processing Unit (DPU)

2.1.1 Bus Interface

This section of ATLAS implements the interface with the host. Two bus interfaces are supported: an ISA interface and a PCI interface for the PCI bus.

The Bus Interface section includes:

- □ All of the control circuitry for the ISA and PCI buses
- □ PCI control, decoding, and re-mapping circuitry
- □ Configuration registers
- □ I/O buffers (8-location FIFO for writable devices; 4-location FIFO for ILOAD operations)
- □ Byte-alignment circuitry; 32-to-8 bit access conversion for VGA and I/O
- □ The control circuitry for external devices

2.1.2 VGA

This section implements the VGA functions, and includes:

- □ The VGA core, which interfaces directly with the frame buffer in VGA mode.
- □ The circuitry for video refresh in Power Graphic mode (see Section 6.3.5), which includes address generation, data transfer requests, and video control circuitry.




Figure 2-1: ATLAS Block Diagram

2.1.3 Bus Interface FIFO (BFIFO)

This section implements the Command FIFO from the host to the drawing engine. All access to the drawing registers passes through this 32-location **FIFO**, which holds the data as well as the address of the targeted register in the drawing engine.

2.1.4 Address Processing Unit (APU)

This section of ATLAS generates the sequencing of the drawing operations. Each drawing operation is broken down into a sequence of read and write commands which are sent to the DPU. The APU includes:

- Generation of the sequence for each drawing operation, and the addresses and mask
- D Processing of the slope for vectors and trapezoid edges
- □ Rectangle clipping

2.1.5 Data Processing Unit (DPU)

This section manipulates the data according to the currently-selected operation. It also converts read and write commands from the APU into memory cycles to the frame buffer. The DPU includes:

- □ Generation of memory cycles
- □ Host compress, decompress, and data formatting
- □ The funnel shifter for data alignment
- □ The Boolean ALU
- □ Anti-aliasing
- □ The patterning and dithering circuitry
- □ The Data FIFO for **BitBLIT** operations
- □ The color expansion circuitry for character drawing

2.2 Frame Buffer

ATLAS can interface directly with the VRAM and DRAM. Memory combinations of 128K x 8 VRAM, 256K x 8 VRAM, 256K x 16 VRAM, and 256K x 16 DRAM are supported in order to permit design of different configurations. This allows ATLAS to support 8, 16, 24 and 32 bits/pixel formats and resolutions up to 1600 x 1200.

VRAM is used for the frame buffer itself. Since VRAM has two ports, the serial port of the VRAM is used for the screen refresh while the random port is devoted to drawing operations. Useful VRAM functions such as split data transfer, block mode, and write/bit are all exploited.

Chapter 3: Operation Modes

This chapter explains the VGA and Power Graphic operation modes of the Matrox MGA ATLAS chip. The Power Graphic mode description contains explanations of the memory configuration, frame buffer formats, drawing operations, DMA, and initialization, configuration, and reset.

3.1 VGA Mode

ATLAS's VGA contains all of the functions and support logic required to implement the IBM VGA, EGA, and CGA display adapter and MDA/ Hercules graphics card standards at a register-compatible level.

Since ATLAS is register-compatible with VGA, EGA, CGA and MDA/Hercules adapters, all display modes for these adapters can be supported. As with most display adapters, a BIOS is required to configure ATLAS for each display mode.

As well as the standard control registers required by the various display adapters, ATLAS uses auxiliary registers to enable enhanced modes and emulation functions.

3.1.1 FlexFont

In all alphanumeric modes, **FlexFont** is an available option. When enabled, it forces the character backgrounds to a single color and allows bits **D4-D6** of the attribute byte to be used for character font selection. Up to eight character fonts can be displayed simultaneously. The character fonts are programmable and are stored in Dynamic Memory Plane 2.

3.1.2 Enhanced Modes

ATLAS enhances some display modes, and provides new high-resolution 256 and 16-color VGA modes.

The ATLAS chip permits high resolution VGA display modes of 640 x 400, 640 x 480, 800 x 600, or 1024x768 pixels with 256 simultaneous colors, both interlaced and non-interlaced. ATLAS also permits 16 color resolutions of up to 1024x768 interlaced and non-interlaced. Bits in the ATLAS auxiliary registers are used to enable these modes. Otherwise, the programming for these modes is similar to that for VGA modes 13h and 12h.

VGA mode 13h can be enhanced to provide up to 16 pages at 320x200 resolution with 256 colors (standard VGA supports only one page). The CPU can access two pages simultaneously, and the others are selected for access using page select bits in ATLAS's auxiliary ports. The CRTC start address register is used to select a page to display, or to scroll through all pages.

3.1.3 Display Adapter Support

Four modes of ATLAS VGA operation and emulation are available: VGA, EGA, CGA, and MDA/Hercules.

The VGA and EGA **CRTCs** are fully implemented and are used to perform the operations of a 6845 CRTC for the CGA and MDA/Hercules modes.

The control registers of the CGA and MDA/Hercules adapters are fully supported in the ATLAS hardware. When a control register bit is changed, a trap interrupt (NMI) is generated. The interrupt handler then interprets the control register's contents and sets up the VGA CRTC to perform the required operation. In addition, the chip can be configured to allow software emulation to override any or all of the hardware functions to permit support of special display modes.

3.1.4 Differences Between ATLAS Ports and IBM VGA Display Adapter Ports

There are differences between ATLAS's VGA mode and the IBM display adapters that it emulates. Some ports are changed from write-only to read/write to simplify emulation. Other ports have been deleted because they aren't required. The following subsections describe the differences.

3.1.4.1 Hercules Mode Port Differences

The 6845 CRTC is replaced by the EGA or VGA CRTC. Hardware emulation of the 6845 requires software assistance and is enabled through the trap and emulation control registers.

The mode control and configuration registers are now read/write.

3.1.4.2 CGA Mode Port Differences

The 6845 CRTC is replaced by the EGA or VGA CRTC. Hardware emulation of the 6845 requires software assistance and is enabled through the trap and emulation control registers.

The mode control and color select ports are now read/write.

3.1.4.3 EGA Mode Port Differences

The CRTC registers are now read/write. Otherwise, the CRTC is identical to the IBM EGA CRTC when the EGA CRTC mode is selected. The VGA CRTC can be selected when ATLAS is in EGA mode.

The attributes controller registers are now read/write. The address and data registers of the sequencer and graphics controller are also read/write.

Graphics position registers A and B have been deleted and replaced by read-only ports for the feature control and miscellaneous registers. Graphics position A is fixed at 0 and B is fixed at 1, according to standard EGA programing practice.

3.1.4.4 VGA Mode Port Differences

In VGA mode, ATLAS is register compatible with the IBM VGA. The light pen set and clear ports remain accessible. The EGA CRTC can be selected when ATLAS is in VGA mode.

3.2 Power Graphic Mode

Power Graphic mode employs hardware-coded graphical acceleration to improve the speed of GUI (Graphical User Interface) environments.

3.2.1 Memory Configurations

Several hardware memory configurations are supported in Power Graphic mode. These configurations can further be organized by the fbm (frame buffer mode) field of the OPMODE register. The three basic configurations are:

- 1. Support of up to 2 MB of VRAM and 2 MB of DRAM using 128K x 8 VRAM. This configuration supports 8, 16, and 32 bit/pixel displays.
- 2. Support of up to 3 MB of VRAM and 2 MB of DRAM using 128K x 8 and 256K x 8 VRAM. This configuration supports 8, 16, and 32 bit/pixel displays.
- 3. Support of up to 6 MB of VRAM and 4 MB of DRAM. This configuration supports 24 or 32 bit/pixel displays. Use fbm = 1 XX, depending on the amount of available memory and whether the frame buffer is configured as 24 or 32 bits.
 - :* Note: In No DUBIC mode, only Banks 0, 1, 2, and 3 are supported. Therefore, only fbm= 0, 1, 2, and 3 may be used.

In all cases, the resolution depends on the amount of available memory. Section 6.3, 'VRAM Interface' contains tables that show which fbms can be used with which hardware configurations. The following figures show the memory mapping of the hardware memory configurations.

Memory Configuration Tables:








Figure 3-1: **fbm** = 0













Figure 3-6: fbm = 5

Notes (Figures 3-1 to 3-8):

- (1) All addresses are hexadecimal byte addresses. These addresses correspond to pixel addresses in 8 bits/pixel mode.
- (2) 'Memory Bank' indicates the type of memory used, as well as which bank of memory is used in this space. Refer to Section 6.3 for details on the frame buffer modes.
- (3) This part of the frame buffer can't be used for display.



Notes (continued):

- (4) Depending on the number of chips/banks populated in this section, any data, or possibly only 24-bit data may be stored in this section of memory.
- (5) Depending on the number of chips/banks populated in this section, and if bank 7 is populated, any data, or possibly only 24-bit data may be stored in this section of memory.

3.2.2 Pixel Format


The pixel slice is 64 bits long and is organized as shown below. In all cases, the least significant bit is 0. The Alpha part of the color refers to a section of the pixel which is not used to drive the RAMDAC. In the following illustrations, 'A' refers to Buffer A and 'B' to Buffer B when a double buffer mode is selected. ANTI refers to anti-aliased pixels, and MONO is a monochrome pixel slice.


	63 60	56	52	48	44	40	36	32	28	24	20	16	12	8	4	0
32 bpp				I	P1							I	20			
16 bpp Doub Buff	PIB	PIA	P1B	PIA	PIB	PIA	PIB	PIA	POB	POA	POB	POA	POB	POA	POB	POA
16 bpp	P3				1	P	2			1	P1			F	PO	
8 bpp Doub Buff	P:	3B	P	3A	P2	B	P	2A	Pl	'B	PI	A	Pl)B	P	DA
8 bpp	P	7	1	P6	1	25	F	94	P	3	P	2	F	21	P	0
4 bpp Doub Buff	P7B	P7A	P6B	P6A	P5B	P5A	P4B	P4A	P3B	P3A	P2B	P2A	PIB	PIA	POB	POA
ANTI	P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P 2	P1	PO
MONO	P63	•		•			•	•	•		•	•			•	PO

Figure 3-9: Pixel Slice

In all cases the data is true color; however in 8 bits/pixel and 4 bits/pixel formats, pseudo color can be used when shading and anti-aliasing are not used.

The following figure shows how the data is organized for each pixel (for all supported pixel depths).





When performing direct frame buffer access, 32-bit access depends on the format of the memory at this location. Data is organized as follows for the various pixel sizes:

	31 28	24	20	16	12	8	4	0	
32 bpp		1	I	P	0	1 	I	I <u></u>	
16 bpp Doub Buff	POB	POA	POB	POA	POB	POA	POB	POA	
16 bpp		ŀ	91			F	0		
8 bpp Doub Buff	Pl	B	PI	A	P)B	POA		
8 bpp	P3 P2			1	21	PO			
4 bpp Doub Buff	P3B	P3A	P2B	P2A	PIB	PIA	POB	POA	
ANTI	P 7	P6	P5	P4	P3	P2	P1	PO	
MONO	P31							PO	

Figure 3-11: 32-bit Access

In addition to the direct **frame** buffer access format, the following formats are supported for **ILOAD** and **IDUMP** operations in 1, 24, and 32-bits/pixel modes. These formats are selected by the RGB (hbgr) and compress (hcprs) fields of the Drawing Control (DWGCTL) register:

	32	24	16	8 0	bltmod hbgr	hcprs
	As	s direct fram	e buffer acce	255	BFCOL 0	0
	31			0	BMONO 0	0
	24 31	16 23	8 15	0 7	BMONO 1	0
	ALPHA	BLUE	GREEN	RED	BUCOL 1	0
			UNLLIV		20002 1	-
First Word	RED1	BLUEO	GREEN0	RED0	BUCOL 1	1
Second Word	GREEN2	RED2	BLUE1	GREENI		
Second Word	BLUE3	GREEN3	RED3	BLUE3		
		1	1	1	i	
	ALPHA	BLUE	GREEN	RED	BUCOL 0	0
First Word	BLUEI	RED0	GREEN0	BLUE0	BUCOL 0	1
Second Word	GREEN2	BLUE2	REDI	GREENI		
Third Word	RED3	GREEN3	BLUE3	RED2		

Figure 3-12: ILOAD/IDUMP Formats /1, 24, 32 bpp

3.2.3 Overview of Drawing Operations

The following three groups of drawing operations are supported by ATLAS:

- LINE: Used for vectors. These operations can be auto-initialized. In this case, the Brezenham parameters are **automaticaly** computed by ATLAS. Brezenham parameters can also be provided directly by the host processor.
- TRAP: Used for rectangle fills (1 operand BITBLTs) and polygon drawing.
- BITBLT: Used for copy and other operations (2 operand BITBLTs with or without expansion).

All of these drawing operations support several attributes in order to perform different type of actions. The attributes include: line style, patterning, block mode, raster, anti-aliasing, and others.

The following table summarizes how the drawing engine registers must be initialized for these basic operations:

		REGISTERS								
opcode	event	ar0	ar 1	ar2	ar3	ar4	ar5	ar6	length	SGN
AUTO	INIT	Xend		Yend			Xstar	Ystar		
LINE	END	2b	err	2b-2a			Xend	Yend	0	<u>signs</u>
LINE	INIT	2b	2b-a-Sdy	2b-2a					а	signs
DRAW	END	2b	err	2b-2a					0	signs
TRAP	INIT	dY1	eol	-ldX1l		eor	-ldXrl	dYr	lines	signs
	END	dY1	err1	-ldX1l		errr	-ldXrl	dYr	0	signs
BITBLT	INIT	sea	ssa		sca		syinc		lines	signs
	END	X	X		X		syinc		0	signs

dX = Xend - Xstart dY = Yend - Ystart a = max(|dx|, |dy|)b = min(|dx|, |dy|) eor = $dX_r \ge 0$? - $dX_r : dX_r + dY_r - 1$ eol = $dX_l \ge 0$? - $dX_l : dX_l + dY_l - 1$ Where x_l = left edge; x_r = right edge sea = source and address ssa = source start address sca = source current address

Table 3-1: Initialization of Drawing Registers

Every time a drawing engine operation is started, the following steps must be taken:

- 1. Since all drawing registers are accessed through the FIFO, check that there is enough room in the FIFO.
- 2. Initialize all the drawing registers, preferably starting with the 'K' flag register (see Note (2) following Table 4-4), since some degree of parallelism can be achieved doing this.
- 3. Start the drawing engine when you write the last register by offsetting the register by 100h.

3.2.4 DMA and Pseudo DMA

ATLAS supports two operating modes in which both the address and data are sent via the data bus:

DMA A DMA channel on the host system is used to sequence operations (ISA interface only).

Pseudo DMA The host processor must sequence all access through the DMAWIN memory space (ISA and PCI interface).

In both cases, the address of the modified register is generated internally by the ATLAS chip. Additional operation modes are available for both DMA and Pseudo DMA:

DMA	Pseudo DMA
DMA General Purpose Write	DMA General Purpose Write
DMA Vector Write	DMA Vector Write
DMA BLIT Write	DMA BLIT Write
	DMA BLIT Read

DMA General Purpose Write

The first double word (dw) transferred is loaded into the Address Generator. This dw contains the addresses of the next four drawing registers to be written, and the next four dw transfers contain the data to be written to those four registers.

When each dw of data is transferred, the Address Generator will send the appropriate 7-bit address to the Bus FIFO. When the fourth (final) address has been used, the next double word transfer reloads the Address Generator.

A direct access to a drawing register during a Pseudo DMA General Purpose write resets the Address Generator state machine to the 'LD **ADR_GEN**' state. The following Pseudo DMA write transfer must contain the addresses of the data for the next four drawing registers. The cycle is illustrated below.




Figure 3-13: DMA General Purpose Write Sequence




Figure 3-14: DMA Gen. Purpose Transfer Buffer Structure

DMA Vector Write

The first double word transferred is loaded into the Address Generator. This dw contains one bit of 'address select' for each of the next 32 vector vertices to be sent to the drawing registers. These 32 bits are called the vector tags. The next 32 double word transfers contain the XY address data to be written to the drawing registers.

When the tag bit is set to zero (0), the address generator will force the address to that of the XYStart register without setting the bit to start the drawing engine. When the tag bit is set to one (1), the address generator will force the address to that of the XYEnd register with the flag set to start the drawing engine.

When each dw of data is transferred, the Address Generator checks the associated tag bit and sends the appropriate 7-bit address to the Bus FIFO. When the 32^{nd} (final) tag has been used, the next double word transfer reloads the Address Generator with the next 32 vector tags.

A direct access to a drawing register during a Pseudo DMA VECTOR resets the Address Generator state machine to the 'LD ADR_GEN' state. The following Pseudo DMA write transfer must contain the vector tags for the next XY coordinate data.

The cycle is illustrated on the next page.

When Vn = 0, addn = XY_START address (10h)

When Vn = 1, $addn = XY_END address + START DWG ENG (51h)$




Figure 3-15: DMA Vector Sequence




Figure 3-16: DMA Vector Transfer Buffer Structure

DMA BLIT Write

The DMA BLIT write is hard coded, so there's no reason to load the Address Generator. The result is that every transfer consists of data to be transferred.

When each dw of data is transferred, the Address Generator sends the srcregblit register address to the Bus FIFO. The address generator state machine is not used for this type of DMA.

All pixels expected by the drawing engine must be transferred, otherwise it could jam. The total number of dword transfers needed to complete the BLIT operation depends on, among other factors:

- The size of the window to be drawn (upper left comer coordinate, length in X and Y)
- The number of bits per pixel (8, 16, or 32)

The cycle is illustrated below. No address is required for data transfer during DMA blits, so 'add' is 'don't care'.




Figure 3-17: DMA BLIT Write Sequence




Figure 3-18: DMA BLIT Write Transfer Buffer Structure

DMA BLIT Read

As specified earlier, the DMA BLIT Read mode is available for Pseudo DMA only, and is used to dump pixels from a window of the screen to system memory. Each double word that's transferred may contain 4, 2, or 1 pixel(s), depending on the configuration (8, 16, or 32 bits per pixel, respectively).

The coordinate of the upper left comer and the length in X and Y are a few of the parameters that are required by the graphic engine for this operation.

A Important Note:

It is **extremely important** that the number of dwords dumped accounts for all of the pixels that are to be transferred. The last dword for **each scan line of pixels** may contain insignificant information in the case of 8 or 16 bit/pixel modes if the number of transferred pixels is not evenly divisible by 4 (for 8 bpp modes) or by 2 (for 16 bpp modes).

If the window to be drawn is not aligned at the beginning of a slice, the insignificant pixels to the left of the window are effectively disregarded, and the slice alignment begins at the start of the window.

	Slice O Boundary			Slice 1							Slice 10				
Scan line O	P 0	P1	P2	P3	P4	•	•	•	P 37	P38	P39	P40	P41	x	x
Scan line 1	PO	P1	P2	P3	P4	•	•	•	P37	P38	P39	P40	P41	x	x

The following illustration shows the case of an 8 bits/pixel mode transfer that is 42 pixels wide:

3.2.4.1 DMA

* The ATLAS chip's DMA capabilities can only be used with the AT (ISA) interface.

ATLAS supports only DMA I/O write transfers. The goal is use the host's DMA controller to transfer a block from the system memory into ATLAS's Bus IWO (only the Bus FIFO is accessed during DMA write). This provides a means to write to drawing registers for specific drawing operations.

Only **16-bit** DMA transfers are supported. The total number of transfers must be an integral number of double words, to align with ATLAS's internal 32-bit data bus. The words are accumulated before sending double words to the Bus FIFO. The memory block to be transferred must be aligned on a double word boundary.

Timing Type	Mode	Data Size	System
ISA Compatible	Single	16	ISA/EISA
Type 'B'	Single	16	EISA
	Demand	16	EISA

Table 3-2: DMA Access Types

To initiate a DMA transfer, take the following steps:

- 1. Ensure that 'dmaact' and 'pseudodma' (OPMODE register bits 1 and 0) are not active (active if '1').
- 2. Program the dmamod bits (OPMODE register bits 2 and 3) to one of three modes listed below (keep dmaact and pseudodma at '0'):
 - DMA General Purpose Write
 - DMA BLIT Write
 - DMA Vector Write

The function of the dmamod bits is explained later on.

- 3. Program the host DMA controller.
- 4. Start the DMA transfer by setting dmaact to '1' (keep pseudodma at '0').

Once dmaact is set, ATLAS will request DMA service by asserting DRQ. The requests will continue until the terminal count is reached. If the Bus FIFO becomes full during the DMA transfer, the request will stop automatically and resume when there is space available in the Bus FIFO.

When the DMA transfer is in progress, any access to the following devices is forbidden:

- The drawing registers (offset 1C00h -1DFFh)
- VRAMWIN (offset 0000h 1BFFh, vgaen = '0' and pseudodma = '0' see Chapter 4)
- DMAWIN (offset 0000h 1BFFh, vgaen = '0' and pseudodma = '1')

Access to other MGA resources is still possible, however.

Dmaact will be automatically reset after the last transfer, when the DMA terminal count (TC) is sampled active.

DRQ is normally tri-state. When dmaact is active, DRQ is driven to the appropriate state. This allows for resource sharing in a system with multiple **MGAs**. Only one MGA can have dmaact active at any time. When dmaact becomes inactive due to TC, ATLAS will have been driving DRQ low, then it will tri-state the signal.

It's possible to generate an interrupt when a DMA terminal count occurs. For more information, refer to Section 3.2.6.

3.2.4.2 Pseudo DMA

The goal of Pseudo DMA is the same as that of DMA, with the only difference being that read transfers are possible. Instead of using the DMA controller, Pseudo DMA transfers are 'move string' instructions in the DMAWIN memory space (offset 0000h - 1BFFh, vgaen = '0' and pseudodma = '1').

Only double word accesses (read or write) are allowed in the DMAWIN memory space. When performing Pseudo DMA transfers, all of the MGA map is available, except the VRAMWIN memory space, which is disabled.

Write Transfers

To transfer a block of data from the system memory to the Bus FIFO of the ATLAS chip, the steps listed below must be followed:

- 1. Make sure that 'dmaact' and 'pseudodma' are not active.
- 2. Program the dmamod bits to one of the three modes listed below (keep dmaact and pseudodma at '0'):
 - DMA General Purpose Write
 - DMA BLIT Write
 - DMA Vector Write

a) If DMA BLIT Write is used, program all affected drawing registers. Note that all writes to the drawing registers must be double word accesses.

- b) If DMA BLIT Write is used, send the **ILOAD** opcode to the drawing engine.
- 3. Set 'pseudodma' to '1' (keep dmaact at '0').
- 4. Transfer system memory data to the MGA DMAWIN memory space, with 'move string' or 'read and write' instructions.
- 5. Reset 'pseudodma' to '0' at the end of the block transfer.

As long as the Bus FIFO isn't full, and if the **nowait** bit of the OPMODE register is set to '1', then no wait will be generated for write cycles to the DMAWIN memory space. When the Bus FIFO is full, there is one more dword location, which is the Byte Accumulator of the host section. Once the Byte Accumulator and the Bus FIFO are full, the next write to the DMAWIN space will be put in waiting as long as the Byte Accumulator data isn't loaded in the Bus FIFO.

If the CHRDY ready signal is kept inactive for more than 64 gclks, the STATUS register bferrsts bit will be set. This will cause an interrupt if the proper interrupt enable is set. If CHRDY is still inactive after 128 gclks, the host section will abort the write cycle by reasserting CHRDY and by resetting the Byte Accumulator full flag.

For DMA BLIT Write operations, the drawing engine will fetch data until all pixels have been loaded, once the **ILOAD** opcode is sent, and if the Bus FIFO isn't empty.

Read Transfers

To dump screen data to the system memory, take these steps:

- 1. Make sure that 'dmaact' and 'pseudodma' are not active.
- 2. Program the dmamod bits to DMA BLIT Read (keep dmaact and pseudodma at '0').
- 3. Program all affected drawing registers. Note that all writes to the drawing registers must be double word accesses.
- 4. Set 'pseudodma' to '1' (keep dmaact at '0').
- 5. Send the **IDUMP** opcode to the drawing engine.
- 6. Transfer data from the DMAWIN memory space to the system memory, with 'move string' or 'read and write' instructions.
- 7. Reset 'pseudodma' to '0' at the end of the dump.

Once the **IDUMP** opcode is sent to the drawing engine, it begins fetching pixels from the **VRAMs**. During a read in the DMAWIN memory space, CHRDY will be deactivated (ISA bus system), or a retry will be generated (PCI bus system) if the data from the drawing engine isn't ready. When the data is available, it will be latched in the host section of ATLAS, and the access is completed. A new request will be sent to the drawing engine for the next dword when the last byte, the last word, or the current dword is being read, depending on whether ATLAS is 8, 16, or 32-bit. The latched dword will be present until all bytes are read.

If an access takes more than 64 gclks, the bferrsts bit will be set in the STATUS register. This may cause an interrupt if the proper interrupt enable is set. If an access takes more than 128 gclks, the host section will abort the read cycle.

3.2.5 Programming the CRTC for Power Graphic Mode

This section explains the video parameters required for the Power Graphic display modes.

3.2.5.1 Registers

In Power Graphic mode (for all resolutions and pixel depths), the video parameters that are programmed in the registers are **always** based on a video clock that is divided by 8.

• :* Note: When you change any video parameters, it is important to halt the video operation circuitry of the VRAM chips to prevent the **VRAMs** from entering an unrecoverable state. The 'Screen Off' bit in the Clocking Mode sequencer register (Address 1FC5, Index 01, Bit 5) will force the screen to blank and halt the VRAM circuitry mentioned above. This bit must be maintained to 'off' for at least 10 µs after the last video parameter modification.

The CRTC_CTRL register is used as specified. Table 3-3 shows the registers that are implicated in programming the video for the Power Graphic modes.

3.2.5.2 Interlace Modes

In Power Graphic mode, the hardware can only be properly programmed in interlace modes at specific memory pitches (768, 1024, and 1280). For other pitches, the hardware must be programmed in such a way that the display area is less than the memory pitch.

It is not possible to have a horizontal resolution greater than 1280 pixels in interlace mode.

3.2.5.3 Hardware Panning

Panning is achieved by programming a start address that is equivalent to the desired region. The start address is programmed in two VGA CRTC registers and one auxiliary register. Panning must be done on a multiple of 16 pixels.

3.2.5.4 Hardware Zooming

Zooming by lx, 2x, and 4x is supported.

Zooming in the X direction is performed by the clock generator. For the CRTC, this is seen simply as a division of the video clock. However, the CRTC registers that control the horizontal signals must be reprogrammed properly (relative to the divided clock) to deliver the same frequency to the monitor.

It's important to note that if you wish to maintain a constant image between each zoom switch, the horizontal parameters must be exact multiples. For this reason, multiples of 32 must be used for each parameter (front porch, sync, etc.), even if you zoom by lx.

To zoom in the Y direction, you must reprogram the Maximum Scan Line register in the CRTC. This will affect the way that the CRTC address counter generates line addresses.

The dt request module must also operate in non-automatic line wrap mode (refer to Bit 2 of the CRTC_CTRL Power Graphic mode register description on page 5-53) when not zooming by **1x.**

3.2.5.5 Programming Constraints

In order to have a correct image on the screen, you must respect different constraints when calculating the video parameters. The videodelay field of the CRTC_CTRL register can be programmed for 3, 4, 5, 11, 24, or 28 videlks. The video parameters must be calculated so that at least one of the six possible values of videodelay meets the three constraints. Unexpected video results could occur otherwise.'

Section	Index Name	D7	D6	D5	D4	D3	D2	D1	DO
C RTC	00 Horizontal Total	S	S	S	S	S	S	S	S
	01 Horizontal Display Enable End	S	S	S	S	S	S	S	S
	02 Horizontal Blanking Start	S	S	S	S	S	S	S	S
	03 Horizontal Blanking End	0	0	0	S	S	S	S	S
	04 Horizontal Retrace Start	S	S	S	S	S	S	S	S
	05 Horizontal Retrace End	S	0	0	S	S	S	S	S
	06 Vertical Total	S	S	S	S	S	S	S	S
	07 Overflow	S	S	S	1	S	S	S	S
	08 Preset Row Scan	0	0	0	0	0	0	0	0
	09 Maximum Scan Line	0	1	S	Ζ	Ζ	Ζ	Ζ	Ζ
	0A Cursor Start	0	0	1	Х	Х	Х	Х	Х
	0B Cursor End	0	Х	Х	Х	Х	Х	Х	Х
	OC Start Address High	S	S	S	S	S	S	S	S
	OD Start Address Low	S	S	S	S	S	S	S	S
	OE Cursor Position High	Х	Х	Х	Х	Х	Х	Х	Х
	OF Cursor Position Low	Х	Х	Х	Х	Х	Х	Х	Х
	10 Vertical Retrace Start	S	S	S	S	S	S	S	S
	11 Vertical Retrace End	S	Х	S	S	S	S	S	S
	12 Vertical Display Enable End	S	S	S	S	S	S	S	S
	13 Offset	S	S	S	S	S	S	S	S
	14 Underline Location	0	0	0	Х	Х	Х	Х	Х
	15 Vertical Blanking Start	S	S	S	S	S	S	S	S
	16 Vertical Blanking End	S	S	S	S	S	S	S	S
	17 Mode Control	S	Х	Х	0	0	S	Х	Х
	18 Line Compare	1	1	1	1	1	1	1	1
AUX	00 Mode Control Register	х	х	Х	0	0	0	0	0
	02 Emulation Control Register	0	х	Х	х	х	х	Х	Х
	OA CRTC Extended Address Register	S	х	Х	1	х	Х	S	S
	OD Interlace Support Register	х	S	Х	Х	х	х	х	Х
	OE Vertical Sync Adjust Register	s	S	S	S	S	S	S	S
SEQ	01 Clocking Mode	х	х	S	Х	Х	х	Х	Х
	Miscellaneous Output Register	1	1	Х	0	S	S	Х	S

Legend: 0 The bit must always be programmed to 0

- 1 The bit must always be programmed to 1
- X The bit can be programmed to either 0 or 1
- S The bit works as specified
- Z The bit is used by the zoom in the Y direction

Table 3-3: Power Graphic Mode Video Registers

The following formula explains how to calculate the three constraints. The drawing engine response (in video clocks) is:

 $dw_eng_res = \frac{int(925ns*videofrequency+0.9)}{8}$

Constraint #1: Videodelay >= Horizontal FrontPorch+2-3

Constraint **#2:** Videodelay >= $dw_eng_res+l-1^{3}/_{8}$

Constraint **#3:** Videodelay **=<** *Horizontal blank+l-dw_eng_res-3*

3.2.5.6 Frame Buffer Alignment

When 'No DUBIC' mode is selected, the frame buffer display must be arranged in such a way that bank switching appends during the blank (between two lines).

For example:

Assume that we want to display 1280x1024x8 using two **1MB** banks. The bank transition occurs after **1M** pixels:

1048576 / 1280 = 819.2 pixels pixels/line lines

Round this up to 819 lines, and up-front padding will have to be added in order to ensure that the bank transition takes place between two lines:

pixels		pixels/line		lines		pixels
1048576	-	(1280	*	819)	=	256

This means that the frame buffer will have to be started at address 256 (rather than at address 0). This produces the following results:

- The CRTC start address must be 256, rather than 0.
- The drawing operation must be moved by 256 pixels. This can be done automatically by the drawing engine for the destination address by initializing YDSTORG to 256. Note that this will affect the value loaded in CYBOT and CYTOP. For source addresses this adjustment will have to be done manually.
- Off-screen memory is reduced by 256 bytes.




Figure 3-19: Memory Org. (1280x1024x8 - two 1M Banks)

3.2.5.7 **Overscan**

The hardware can support the **overscan** feature, but using it will reduce the length of the blank period. This reduced blank will have a direct impact on your ability to meet the constraints of the video delay. It might be possible to lose the zoom feature at low resolutions, or even the integrity of the display itself if the **overscan** is large.

3.2.6 Interrupts

ATLAS supports interrupts for both ISA and PCI configurations.

• In the ISA configuration, ATLAS can generate two types of interrupts: edge interrupts, and level interrupts. The choice of interrupts is system-dependent, and is programmed by the **CONFIG** register's leveling bit. In the Power Graphic modes, several interrupt sources exist:

Interrupt	Description
Bus FIFO Error Interrupt	This interrupt is generated when a cycle is aborted. It is useful during software debugging and testing.
DMA TC Interrupt	This interrupt is generated when a terminal count occurred at the end of a DMA transfer.
Picking Interrupt	This interrupt is generated when a pixel is written by the drawing engine.
Vertical Sync Interrupt	This interrupt is generated at every vertical sync. Note: The vertical sync interrupt behaves differently than the others, because two other bits must be set for it to be enabled. Bit 7 of the AUX_DATA register, and Bit 5 of the Vertical Retrace End register (IFB5/1FD5, Index 11) must be set before the vertical sync interrupt can be enabled. Note: This interrupt must be cleared by accessing Bit 4 of the Vertical Retrace End register (IFB5/IFD5, Index 11).

Table 3-4: Interrupt Sources

• In the PCI configuration, ATLAS uses only one interrupt line (INTA), and is a single function device. In order to integrate the DUBIC interrupts, the other external interrupts, and the current TITAN interrupt, a new register has been added.

In the PCI configuration, the interrupts must be programmed as level interrupts (levelirq) in the **CONFIG** register.

Three registers are used for interrupt control:

- **STATUS** This register indicates the status of each of the interrupt sources.
- **IEN** This register is used to individually enable each of the four interrupt sources.
- **ICLEAR** This register is used to individually reset each of the four interrupt sources. Note that there is no bit in this register to clear the vertical sync interrupt, which is cleared by accessing Bit 4 of the Vertical Retrace End register (IFB5/IFD5, Index 11).

3.3 Access Restrictions to Some Resources

Consideration must be given to several resource access restrictions (which vary depending on how the ATLAS chip is used in a system). Refer to the information on bus sizing in Sections 6.2.1.3 and 6.2.2.1.

3.4 Initialization and Configuration

3.4.1 Configuration Elements

Note: In the lists which follow, H indicates that a field is hard-reset. All others are soft-reset. When MGA is powered up, ATLAS's **DSTx** registers are loaded with the following configuration elements:

pcbrev<3:0>	rambank<8:0>	ramspeed<1:0>	expdev
product<3:0>	vgabank0	hyperpg<1:O>	tram

As well, ATLAS's host interface section receives these configuration elements:

<i>H</i> config<1:0>	<i>H</i> vgaen	H above lmeg	H	poseidon	H	vbank0
H driverdy	H biosen (indirectly,	<i>H</i> mapsel<2:0>	H	isa		
	according to vgaen)					

The following configuration elements are not programmed at power up:

ATLAS drawing en	ngine:			
mctlwtst (RO)				
ATLAS host interfa	ace:			
ien<3:0>	H mouseen	hyperpg <l:o>*</l:o>	interlace<1:O>	H vesafeat
H levelirq	H mousemap	tram*	videodelay<1:0>	
expdev*	rfhcnt<3:0>	crtcbpp<1:0>	H hrsten	
H nowait	fbm<2:0>	alw	<i>H</i> vrsten	

* Value available in DST0

3.4.2 Booting in VGA Mode

The following configuration elements from the ATLAS host interface affect the VGA, and are not programmed at power up. All the other elements are VGA-standard, and are taken care of by the BIOS.

H levelirq H vesafeat H hrsten H vrsten

3.4.3 Booting in Power Graphic Mode

The following operations take place during the Power Graphic mode boot procedure:

- 1. In a PCI system, the PCI Configuration Space is initialized by the system booting procedure.
- 2. The card is detected
- 3. Configuration straps/switches are read
- 4. Depending on the configuration information and the selected hardware mode, the following non-initialized configuration elements must be programmed at power up:

ATLAS host interface	RAMDAC
ATLAS drawing engine	CLOCK GEN
Video Interface (DUBIC if present)	VGA-CRTC

3.5 Mode Switching

3.5.1 Switching From VGA Mode to Power Graphic Mode

If the system has no DUBIC, disregard any step that mentions the DUBIC chip.

- 1. Make a call to the BIOS to select VGA Mode 3.
- 2. Disable VGA Mode.
 - Once the VGA has been disabled, reset the vgaen bits in ATLAS's CONFIG register.
- 3. Disable interrupts from DUBIC.
 - Note: If you'll be returning to Power Graphic mode later, make a note of the current value of DUBIC's DUB_SEL register.
 - Set DUBIC's DUB_SEL register to 40h.
- 4. Stop the enhanced mode sequencer.
 - Set the softreset bit in ATLAS's RESET register, then wait 1.5 µsec.
- 5. Set DUBIC to Power Graphic mode.
 - Reset the blankdel and vga_en bits in DUBIC's DUB_CTL register.
- 6. Restart the Power Graphic sequencer.
 - Reset the softreset bit in ATLAS's RESET register, then wait 1.5 µsec.
- 7. Restore the value of the DUB_SEL register of the DUBIC.
- 8. Restart Initialization of Power Graphic mode.

3.5.2 Switching From Power Graphic Mode to VGA Mode

If the system has no DUBIC, disregard any step that mentions the DUBIC chip.

1. Place the card in ISA mode if it's currently in WIDEISA mode.

- If the isa bit in ATLAS's **CONFIG** register is 0:

- Unlock access to the **isa** bit by writing 1000 1101 b to the MSB byte in ATLAS's TEST register.
- Set the isa bit in ATLAS's **CONFIG** register.
- Lock access to the **isa** bit.
- 2. Disable the interrupts from DUBIC.

Note : If you'll be returning to Power Graphic mode later, make a note of the current value of DUBIC's DUB_SEL register.

- Set DUBIC's DUB_SEL register to 40h.

- 3. Stop the Power Graphic sequencer.
 - Set the softreset bit in ATLAS's RESET register, then wait 1.5 µsec.
- 4. Place DUBIC in VGA mode.
 - Set the state bit in DUBIC's DUB_CTL register. If the bus mouse is enabled, set SRATE = 18. If the laser printer port is enabled, set SRATE = 2
 - Set the blankdel and vga_en bits of DUBIC's DUB_CTL register.
- 5. Restart the Power Graphic mode sequencer.
 - Reset the softreset bit in ATLAS's RESET register, then wait 1.5 µsec.
- 6. Place the RAMDAC in VGA mode. Program the appropriate registers as shown below:

For the **BT485** RAMDAC:

Command register $0 = 0000 \ 0000 \ b$

Command register $1 = 0000 \ 0000 \ b$

Command register $2 = 0000 \ 0000 \ b$

Command register $3 = 0000 \ 0000 \ b$

For the BT482 RAMDAC:

Command register $A = 0000 \ 0000 \ b$

Command register B = 0001 1110 b

Command register C = 0000 0000 b

- 7. Program the LookUp Table (LUT) for VGA
- 8. Activate VGA Mode

- Set the vgaen and biosen bits of ATLAS's CONFIG register.

- 9. Restore the value of DUBIC's DUB_SEL register.
- 10. Make a call to the BIOS to select a VGA mode (for example: Mode 3 for text).

3.6 Power up and Reset

It's possible to reset ATLAS with a hard or **soft** reset. Both methods are explained in the following subsections.

3.6.1 Hard Reset

A hard reset results when a low pulse is applied to the reset pin of the ATLAS chip. The minimum pulse width required is 8 µs.

On a hard reset, the following resources are reset:

- VGA section
- Drawing engine
- Bus FIFO
- Host section
- All registers

As well, external configurations are loaded into registers, as appropriate.

Three rules must be followed for proper chip reset:

- 1. In the PCI configuration, no host access must occur within the first two PCLKs of a hard reset.
- 2. LDCLK, GCLK, and PCLK must be active during reset.
- 3. You must ensure that a PLL or clock oscillator oscillates within specifications when the power-up reset ends.

3.6.2 Soft Reset

A soft reset results when bit 0 of the RESET register is set to '1', then reset to '0'. On a soft reset, external strapping is not loaded.

The soft reset also initializes the Bus FIFO and all of the drawing engine. The values of the drawing registers are lost.

On the host section, some register bits are hard reset only. See Chapter 5 for more details. On the control section of the host, only three state machines are affected by the soft reset:

- IDUMP state machine
- DMA state machine (note that DMA is not available on PCI bus boards)
- ADRGEN state machine

3.6.3 Configuring ATLAS in a Board-level Design

The ATLAS requires that configuration information be placed on the VD<63:0> bus during reset. The configuration information defines the available resources as well as the mode in which ATLAS will operate. More specifically, the following types of information are contained in the configuration bits:

- Hardware resources (memory banks, memory speed, etc.)
- Product ID and revision
- Host Interface information (Address mapping, 8/16-bit, etc.)
- Information used internally to control the operation of the ATLAS

There are two types of configuration bits:

- Soft configuration bits are read and used by software
- Hard configuration bits are loaded directly into internal registers

Upon reset, the contents of VD<31:0> are sent to DST0<31:0>; VD<63:32> is sent to DST1<31:0>.

• Z* Note that the destination registers must be read before any direct access to the frame buffer, or drawing engine operation is performed, in order to obtain valid data.

Configuration bus VD<63:0>

A summary of the configuration bus follows, along with a table which defines each of the configuration bits.




Figure 3-20: Configuration Bus

Legend:

- 0,1 Hard bits which must be set to the indicated value upon reset.
- H Hard bits which are loaded directly into internal registers upon reset.
- i Soft bits which software must read from the bus, invert, and then load into the appropriate internal register. *
- I Hard bits which are automatically inverted and then loaded into an internal register upon reset. *
- s Soft bits which software must read from the bus. These bits are not stored internally.
- S Soft bits which software must read from the bus and then load into the appropriate internal register.

Hard bits (H, I) which are loaded into other registers should be read from those destination registers, not from DST0/DST1.

* Since the bit is inverted, a pull-up will initialize it to 0, and a pull-down will initialize it to 1.

VD Bus Bit	Definition	Hard/So Configu		Where Used
4:0	Internal	Hard	(H)	Internally (See Figure 3-20 for values)
5	vgaen0	Hard	(H)	Host (CONFIG<10:9>), VGA
15:6	Internal	Hard	(H)	Internally (See Figure 3-20 for values)
19:16	PCB Revision	Soft	(s)	Read from board
23:20	Product ID	Soft	(s)	Read from board
24	vgabank0	Hard	(H)	Host (OPMODE<11>)
32:25	rambank	Soft	(s)	Read from board
34:33	ramspeed	Soft	(s)	Read from board
35	rambank	Soft	(s)	Read from board
36	HiRes/	Soft	(s)	Read from board
37	vgaen1	Hard	(H)	Host (CONFIG<10:9>)
38	testwren	Hard	(1)	Host (TEST<9>)
47:39	Internal	Hard	(H)	Internally (See Figure 3-20 for values)
48	200MHz	Soft	(i)	Host (CONFIG<2>)
49	misc<1>	Soft	(i)	Host (CONFIG<3>)
50	nodubic	Hard	(I)	Host (CONFIG<4>)
52:51	hyperpg	Soft	(S)	Host (OPMODE<25:24>)
53	expdev	Soft	(S)	Host (CONFIG<16>)
54	tram	Soft	(S)	Host (OPMODE<26>)
63:55	Internal (Host):			
55	isa	Hard	(H)	Host (CONFIG<28>)
56	pci	Hard	(I)	Host (CONFIG<27>)
57	above1meg	Hard	(I)	Host (CONFIG<12>)
58	driverdy	Hard	(I)	Host (CONFIG<8>)
61:59	mapsel	Hard	(H)	Host (CONFIG<26:24>)
63:62	config	Hard	(H)	Host (CONFIG<1:0>)

Table 3-5: Strapping Definition: ATLAS-based Design

Note: To ensure compatibility with future software, bits **VD<49:48>** should be enabled high ('1') during reset.

3.6.3.1 Special Considerations for PCI

Since the coarse decoding is done by the PCI interface module, the host-module decoding section of ATLAS is not used. This means that ATLAS will always be configured the same way:

Register Bits	VD Bit	Inversion	Strapping
config<1>	63	No	PD
config<0>	62	No	PD
mapsel<2>	61	No	PD
mapsel<1>	60	No	PU
mapsel<0>	59	No	PD
driverdy	58	Yes	PD
above1meg	57	Yes	PU
pci	56	Yes	PD
isa	55	No	PD
vgabank0	24	No	PD
vgaen0	5	No	PD

3.6.4 Reset Field Definitions

The reset fields listed in the Table 3-5 are explained in detail below:

- **Internal** These bits are read from VD<4:0> on reset. These lines must present the value 19h during reset.
- vgaen<1:0> DST<5>,CONFIG<10> VGA enable. Refer to the **CONFIG** register description in Chapter 5 for more details.

VGAEN0 and VGAEN1 are used to enable/disable the VGA. Only one bit is used at a time (the other one is tied to GND). The following table shows how the internal bits are initialized at reset:

- When VGAEN0 is used, the **46E8** feature is enabled when the VGA is turned on.
- When VGAENI is used, the **46E8** feature is not enabled with the VGA. VGAEN1 should be used with the PCI interface, since PCI incorporates auto-configuration which may cause problems with the fixed decoding of the **46E8** feature.

VGAEN1	VGAEN0	en46E8	CONFI	G<10,9>
0	0	0	0	0
0	İ	1	1	1
1	0	0	1	1

This field is read from VD<37,5>.

Internal This field is read from VD<15:6> on reset. These lines must present the value 027h during reset.

Value	PCB Revision Level
1111h	0
1110h	1
:	:

These bits are read from VD<19:16> on reset.

Product ID DST0<23:20> Indicates the Product ID/Platform. Refer to the DST1-0 register description in Chapter 5 for more details.

Product ID	Product Platform
llxx	ISA Bus
101x	VL Bus
100x	MCA Bus
0110	PCI Bus
0111	Reserved (do not use)
0101	To be defined (future platforms)
0000	

These bits are read from VD<23:20> on reset.

vgabank0 OPMODE<ll> VGA Bank 0. Refer to the OPMODE register description in Chapter 5 for more details.

This bit is read from VD<24> on reset, and stored here.

rambankDST1<0>, DST0<31:25>DST1<3> indicates the presence (when '1') of Banks 1-8.<8:0>Refer to the DST1-0 register description in Chapter 5 for more details.

Value	Bank	Description
xxxxxxxx1	0	8x 128K x 8 VRAM
xxxxxxxlx	1	8x 128K x 8 VRAM
xxxxxxlxx	2	6 or 8 x 256K x 8 VRAM
xxxxxlxxx	3	6 or 8 x 256K x 8 VRAM
xxxxlxxxx	4	6 x 256K x 8 VRAM
xxxlxxxxx	5	4 x 256K x 16 DRAM
xxlxxxxxx	6	Reserved
xlxxxxxxx	7	2 x 128K x 8 DRAM - Patch DRAM
lxxxxxxx	8	4 x 64K or 256K x 16 DRAM

These bits are read from VD<32:25>, VD<35> on reset.

Note: All	l memory	must	be	the	same	speed.
-----------	----------	------	----	-----	------	--------

Value	Memory Speed
llh	-80 (80 nanosecond access time)
Others	Reserved

These bits are read from VD<34:33> on reset.

HiRes/ DST1<4> Indicates that the board is capable of displaying at a resolution of 1600 x 1200. Refer to the DST1-0 register description in Chapter 5 for more details.

Value	Meaning
0	Board supports 1600 x 1200
1	Board does not support 1600 x 1200

This bit is read from **VD<36>** on reset

- testwren DST1<6> Must be pulled up. See the TEST register description on page 5-41 for more details. This bit is read from VD<38> on reset.
- **Reserved** These bits, which are read from VD<39> on reset, should be pulled high during reset.
- Internal These lines are read from VD<47:40> on reset. They must present the data DFh during reset.
- **200MHz** This bit, which is read from VD<48> on reset, indicates the presence of a 200 MHz RAMDAC. Refer to the **CONFIG** register description in Chapter 5 for more details.
- **misc<1>** CONFIG<3> Miscellaneous software bit that is currently unused. Refer to the CONFIG register description in Chapter 5 for more details.

This bit is read from VD<49> during reset. Software must read this bit from DST1<17>, invert it, then load the result into CONFIG<3>.

- **nodubic** CONFIG<4> Indicates whether or not a DUBIC chip is present in the system. Refer to the **CONFIG** register description for more details.
- hyperpg OPMODE<25:24> Support for Hyper Page mode. Refer to the OPMODE register description in Chapter 5 for more details.

These bits are read from VD<52:51> during reset. Software must read these bits from DST 1<20:19> and load them here.

MGA ATLAS Specification

expdev	CONFIG <16> Expansion device. Refer to the CONFIG register description in Chapter 5 for more details.
	Read from VD<53> during reset. Software must read this bit from DST1<21> and load it here.
tram	OPMODE<26> Type of VRAM. Refer to the OPMODE register description in Chapter 5 for more details.
	Read from VD<54> during reset. Software must read this bit from DST1<22> and load it here.
isa	CONFIG <28> ISA bus identification. Refer to the CONFIG register description in Chapter 5 for more details.
	Sampled from VD<55> on reset, this bit assumes the external strapping configuration value.
рсі	CONFIG <27> In conjunction with the isa bit, determines the type of host interface. Refer to the CONFIG register description in Chapter 5 for more details.
	The value sampled from VD<56> on reset is inverted and stored in this bit.
above1meg	CONFIG<12> Mapped above 1 MB. Refer to the CONFIG register description in Chapter 5 for more details.
	The value sampled from VD<57> on reset is inverted and stored in this bit.
driverdy	CONFIG<8> Drive channel ready. Refer to the CONFIG register description in Chapter 5 for more details.
	The value sampled from VD<58> on reset is inverted and stored here.
mapsel <2:0>	CONFIG<26:24> Select base address of MGA board in system. Refer to the CONFIG register description in Chapter 5 for more details.
	The value is sampled from VD<61:59> on reset and loaded here.
config	CONFIG<1:0> Configuration bits. Refer to the CONFIG register description in Chapter 5 for more details.
	This value is sampled from VD<63:62> on reset and loaded here.

Chapter 4: Memory Mapping

This chapter summarizes the memory map for the ATLAS in both the ISA and PCI configurations, and provides an overview of the I/O space mapping for the VGA 1.0 and mouse port registers.

4.1 ISA and PCI Configurations

The ATLAS chip supports two bus configurations: ISA (Industry Standard Architecture, often called 'AT-bus') and PCI (Peripheral Component Interconnect). The major differences between the two configurations are that the ATLAS memory mapping is different for each, and the PCI configuration includes space that is reserved for system configuration (the ISA configuration has no configuration space).

4.1.1 Configuration Space Mapping

The configuration space is supported only for PCI devices. When modes other than PCI are selected, this space (and its registers) are invisible and unused. The entire configuration space is decoded by ATLAS.

Offset (1)	Name	Access	ResetValue							
00	DEVID	R	0000	0101	0001	1000	0001	0000	0010	1011b
04	DEVCTRL	R/W	0000	0100	0000	0000	0000	0000	1000	0000Ъ
08	CLASS	R	0000	0011	S000	0000	0000	0000	0000	0000Ъ
0C	HEADER	R	0000	0000	0000	0000	0000	0000	0000	0000b
10	TERMBASE	R/W	0000	0000	0000	0000	0000	0000	0000	0000b
30	ROMBASE	R/W	0000	0000	0000	0000	0000	0000	0000	0000b
C3	INTCTRL	R/W	0000	0000	0000	0000	0000	0001	1111	1111b
40	OPTION	R/W	0000	0000	0000	0000	0000	0000	0000	0000b

4.2 Memory Space Mapping

4.2.1 ISA Interface

All extensions to Power Graphic mode are mapped in the memory space, as well as in the VGA frame buffer and in the VGA BIOS.

Address	Device Decoded	Condition (1)
0A0000h-0BFFFFh	VGA frame buffer	If vgaen is active.
0C0000h-0C7FFFh	VGA BIOS ROM	If biosen is active.
0AC000h-0AFFFFh	MGA Power Graphic Mode	If MAPSEL1 is selected and the VGA is either disabled or VMAPSEL = 1 (2)
0C8000h-0CBFFFh	"	If MAPSEL2 is selected.
0CC000h-0CFFFFh	"	If MAPSEL3 is selected.
0D0000h-0D3FFFh	"	If MAPSEL4 is selected.
0D4000h-0D7FFFh	"	If MAPSEL5 is selected.
0D8000h-0DBFFFh	**	If MAPSEL6 is selected.
0DC000h-0DFFFFh	"	If MAPSEL7 is selected.

Table 4-1: ATLAS Memory Mapping

(1) Refer to the **CONFIG** register description in Chapter 5 for information on the control bits used to select the map options.

(2) VMAPSEL is located at I/O address 3CF, Index 6, Bit 3.

Refer to Table 4-3 for the Power Graphic Mode memory mapping for both the ISA and PCI interfaces.

4.2.2 PCI Interface

Address Offset Range	Device Decoded	Condition
000A0000h-000BFFFFh	VGA Frame Buffer	If vgaen and memspace are active
nnnn0000h-nnnn7FFFh		
or	VGA BIOS ROM (1)	If biosen and memspace are active
nnnn8000h-nnnnFFFFh		
mmmm0000h-mmmm3FFFh		
or		
mmmm4000h-mmmm7FFFh		
or	MGA Power Graphic Mode (2)	If memspace is active
mmmm8000h-mmmmBFFFh		
or		
mmmmC000h-mmmmFFFFh	- 100	<u> </u>

The memory mapping for the PCI configuration is shown below:

 Table 4-2: ATLAS PCI Mode Memory Mapping

(1) The exact location in the memory space depends on the ROMBASE register. Because ATLAS is decoded as a VGA device, the ROM should be mapped at 000C0000h by the system BIOS as specified in the **PCI Bus** Specification.

(2) The exact location in the memory space depends on the TERMBASE register.

4.2.3 Power Graphic Mode Mapping (ISA and PCI)

Address Offset Range	Condition	R/W	Mnemonic	Device Decoded	
0000h-1BFFh	VgaEn/ & PseudoDma/	R/W	VRAMWIN	7K VRAM window	
0000h-1BFFh	VgaEn/ & PseudoDma	W	DMAWIN	7K Pseudo-DMA window	(1)
0000h-1BFFh	VgaEn/ & PseudoDma	R	IDUMP	7K Pseudo-DMA window	(1)
1C00h-1FFFh		R/W	INTREG	ATLAS internal registers	(2)
2000h-3BFFh	VgaEn/ & PseudoDma/	R/W	Reserved	7K VRAM window (redundant) Reserved	
3C00h-3C7Fh		R/W	RAMDAC	RAMDAC	(3)
3C80h-3CFFh		R/W	DUBIC	DUBIC	(3)
3D00h-3D7Fh		R/W	VIWIC	VIWIC	(3)
3D80h-3DFFh	ExpDev	W	CLKGEN	EXPSL/	(3)
3D80h-3DFFh	ExpDev	R/W	CLKGEN	EXPSL/	(3)
3E00h-3FFFh	ExpDev	R/W	EXPDEV	EXPSL/	(3)

Table 4-3: ATLAS Power Graphic Mode Memory Mapping

- (1) Refer to Section 3.2.4.2, 'Pseudo DMA', for more information.
- (2) Refer to the following tables for definitions and specific addresses of the ATLAS internal registers.
- (3) In the external device range, all devices are double-word aligned and only accessible on byte 0. Only byte 0 accesses are allowed. Word and double-word accesses will cause unpredictable results.

Offset (I)	Name	Category (2)	Access	Reset Value
1C00	DWGCTL	F	W	0000 0000h
1C04	MACCESS	F	W	0000 0000h
1C08	MCTLWTST	F	W	FFFF FFFFh
1C10	DSTI-0	D	R	Loaded from vd<63:0>
1C18	Reserved			
1C1C	PLNWT	F	W	XXXXXXX
1 C20	BCOL	F	W	XXXXXXX
1C24	FCOL	F	W	XXXXXXXxh
1C30	SRCO-3	FD	W	XXXXXXXXh
1C40	XYSTRT	FKD	W	XXXXXXXXh
1C44	XYEND	FKD	W	XXXX XXXXh
1C50	SHIFT	FKD	W	XXXXXXX
1C58	SGN	FKD	W	XXXXXXX
1C5C	LEN	FKD	W	XXXX XXXXh
1C60	AR0	FKD	W	XXXXXXXh
1C64	AR1	FKD	W	XXXX XXXXh
1C68	AR2	FKD	W	XXXX XXXXh
1C6C	AR3	FKD	W	XXXX XXXXh
1C70	AR4	FKD	W	XXXX XXXXh
1C74	AR5	FKD	W	XXXXXXXxh
1C78	AR6	FKD	W	XXXXXXXXh
1C8C	PITCH	FK	W	XXXXXXXXh
1C90	YDST	FKD	W	(7)
1C94	YDSTORG	FK	W	XXXXXXXXh
1C98	YTOP	FK	W	XXXXXXXXh
1C9C	YBOT	FK	W	XXXX XXXXh
1CA0	CXLEFT	FK	W	XXXXXXXXh
1CA4	CXRIGHT	FK	W	XXXXXXXXh
1 CA8	FXLEFT	FKD	W	XXXX XXXXh
1CAC	FXRIGHT	FKD	W	XXXXXXXXh
1CB0	XDST	FKD	W	xxxxxxxh
D00-1DFC	Same register ma	pping as 000-O:F	FC range (3)	
1E00	VRAMPAGE	_	R/W	XXXXXXX
1E08	BYTACCDATA		R	XXXX XXXXh
1E0C	ADRGEN		R	XXXXXXxh
1E10	FIFOSTATUS	_	R	21XX 0220h
1E14	STATUS	_	R	0000 000xh
1E18	[CLEAR		W	0000 0000h
1E1C	IEN		R/W	0000 0000h
1E28	INTSTS (10)		R/W	
1E40	RST		R/W	0000 0000h
1E44	FEST		R/W	(7)
1E48	REV		R	A268 1700h
1E50	ZONFIG		R/W	(7)
1E54	OPMODE		R/W	(7)
1E5C	CRTC CTRL		R/W	0000 0000h

Offset (I)	Name	Cat.(2)	Access	Her- ules	CGA	EGA	VGA
1FB0	(8)	V	R/W	\checkmark			
1FB1	(9)	V	R/W	V		V	
1FB2	(8)	V	R/W	\checkmark		\checkmark	
1FB3	(9)	V	R/W	\checkmark		\checkmark	
1FB4	CRTC-ADDR (5)	V	R/W	\checkmark		\checkmark	\checkmark
1FB5	CRTC-DATA (5)	V	R/W	\checkmark		\checkmark	\checkmark
1FB6	(8)	V	R/W	\checkmark		\checkmark	
1FB7	(9)	V	R/W	\checkmark		\checkmark	
1FB8	HER-MODE	V	R/W	\checkmark			
1FB9	HER_LP_SET	V	R/W	\checkmark			
1FBA	MISC_ISTAT1(5)	V	R	\checkmark		\checkmark	\checkmark
	FEAT_CTL	V	W			\checkmark	\checkmark
1FBB	HER_LP_CLR	V	R/W	\checkmark			
1FBF	HER_CONF	V	R/W				
1FC0	ATTR_ADDR (4)	V	R/W			\checkmark	\checkmark
1FC1	Am-DATA	V	R			\checkmark	V
1FC2	MISC_ISTAT0	V	R			V	٦,
	MISC-OUT	V	W			V	\checkmark
1FC3	MISC_ISTAT0	V	R/W			√.	
	MISC_OUT	V	W			\checkmark	
1FC4	SEQ_ADDR	V	R/W			_ √	\checkmark
1FC5	SEQ_DATA	V	R/W			\checkmark	\checkmark
1FC7	DACSTATUS	V	R				\checkmark
1FCA	FEAT_CTL	V	R			\checkmark	\checkmark
1FCC	MISC_OUT	V	R				\checkmark
1FCE	GCTL_ADDR	V	R/W			V	\checkmark
1FCF	GCTL_DATA	V				1	\checkmark
1FD0	(8)	V	R/W		\checkmark	√.	
1FD1	(9)	V	R/W		V.	√.	
1FD2	(8)	V	R/W		V	Ń	
1FD3	(9)	V	R/W		\checkmark	√,	
1FD4	CRTC-ADDR (5)	V	R/W		V	√,	
1FD5	CRTC-DATA (5)	V	R/W		_√_	\checkmark	\checkmark
1FD6	(8)	V	R/W		\checkmark		
1FD7	(9)	V	R/W		\checkmark	\checkmark	
1FD8	CGA-MODE	V	R/W		\checkmark		
1FD9	CGA_COL_SL	V	R/W		\checkmark	,	
1FDA	MISC_ISTAT1 (5)	V	R		\checkmark		\checkmark
1555	FEAT_CTL	V	W			\checkmark	\checkmark
1FDB	CGA-LPCLR	V	R/W			\checkmark	\checkmark
1FDC	CGA_LP_SET	V	R/W	, i		\checkmark	\checkmark
1FDE	AUX_ADDR	V	R/W	$$	\checkmark		\checkmark
1FDF	AUX_DATA	V	R/W	√	\checkmark	\checkmark	\checkmark

Table 4-4: ATLAS	Register	Mapping
------------------	----------	---------

Notes:

Any location within the 1C00h - 1FFFh offset range that is not identified in Table 4-4 should be considered as reserved.

(1) The address offsets provided are relative to the MGA Power Graphic mode base memory address, as shown in Table 4-1.

- (2) The *Category* refers to the special characteristics of each register. The following categories are defined:
 - D This register is a drawing engine dynamic register. This means that the contents of the register may be modified by a drawing cycle. You must wait until the drawing engine is idle before you can read dynamic registers.
 - F The data for this register is passed through the Command FIFO. The Command FIFO contents are sent to the drawing engine only when it is ready to use them. This is the method used to synchronize the software with the drawing engine (no access to drawing engine registers should be attempted when the FIFO is full). This means that it is guaranteed that a register will be written only when the FIFO is empty. A register should only be read when the FIFO is empty, in order to be sure that the contents of that register are stable.
 - K These registers can be initialized when the memory sequencer is not idle. It is then preferable to initialize them first (when required) in order to achieve higher performance.
 - V These BYTE registers are in the VGA module. They are accessed in the same way as the VGA I/O port, except that they are memory mapped.
- (3) When a register is accessed in this range, this indicates to the drawing engine to start a drawing cycle.
- (4) A read from port 1FBA/1FDAh resets this port to the Attributes Address register. The first read or write to this register after a 1FBA/1FDAh reset accesses the attributes index, and the next read or write accesses the palette. Subsequent reads or writes to this register toggle between index and palette.
- (5) D0=0 of the MISC_OUT register sets the CRTC registers to **1FBXh** and the input status 1 to **1FBA**. D0=1 of the MISC_OUT register sets the CRTC registers to **1FDXh** and the input status 1 to **1FDAh**.
- (6) See the VGA_SUBSYS register description for more information.
- (7) **Reset** Values. The following table lists register reset values that were too wide for the previous tables:

Byte Offset (1)	Name		Reset Value							
1C90	YDST	XXXX	XXX0	XXXX	XXXX	XXXX	XXXX	XXXX	XXXX	b
1E44	TEST	0000	0000	0000	0000	0000	00H0	0000	0000	b
1E50	CONFIG	000н	НННН	0000	0000	000H	ОННН	0000	00HH	b
1E54	OPMODE	0000	0000	0000	0000	0000	н000	0000	0000	b

Legend:

X = Undefined

H = Sampled on hard reset

- (8) Alternate addresses of 1FB4h./1FD4h.
- (9) Alternate addresses of 1FB5/1FD5h.
- (10) This register only exists in the PCI configuration.

4.3 I/O Mapping

Two different devices are mapped in the I/O space: the VGA I/O registers, and the mouse port. The I/O mapping remains the same for both the ISA and PCI configuration.

				Decode	d as:	
Port	Name	Access	Hercules	CGA	EGA	VGA
238h	Mouse data register (6)	R				
	Mouse control register (6)	R/W				
	Mouse configuration register (no write effect) (6)	W				
	Mouse data register (6)	R				
	Mouse control register (6)	R/W				
	Mouse configuration register (no write effect) (6)	W				
3B0h	(3)	R/W	\checkmark		\checkmark	
3B1h	(4)	R/W	\checkmark		\checkmark	
3B2h	(3)	R/W	\checkmark		\checkmark	
3B3h	(4)	R/W	V		V	
3B4h	CRTC_ADDR (2)	R/W	J J		V	√
3B5h	CRTC_DATA (2)	R/W	√ V		V V	
3B6h		R/W	V V		V	l v
	(3)	R/W			V	
3B7h	(4)		1		N	
	HER_MODE	R/W	\checkmark			
3 B 9h	HER_LP_SET	R/W	V			
3BAh	MISC_ISTAT1 (2)	R	\checkmark		\checkmark	$$
	FEAT_CTL	W			\checkmark	\vee
3BBh	HER_LP_CLR	R/W	\checkmark			
3BCh	Reserved	R/W				
3BDh	Reserved	R/W				
3BEh	Reserved	R/W				
3BFh	HER_CONF	R/W	√			
3C0h	ATTR_ADDR (1)	R/W			\checkmark	
3C1h	ATTR_DATA	R			\checkmark	√
3C2h	MISC_ISTAT0	R			√	
	MISC_OUT	w			√	√
3C3h	MISC_ISTAT0	R			\checkmark	
	MISC_OUT	W			V V	
3C4h	SEQ_ADDR	R/W			V	
	SEQ_DATA	R/W			V	V
	Pixel Mask Register (7)	R/W			v	
						N
3C7h	Pixel Read Address Register (7)	W				N
	DAC_STATUS	R				N I
3C8h	Palette Write Address Register (7)	R/W				√
3C9h	16/8-bit Color Palette Data (7)	R/W				\checkmark
3CAh	FEAT_CTL	R			√	√
3CBh	Reserved	W	√	√	\checkmark	√
3CCh	MISC_OUT	R				√
3CDh	Reserved	W	√	√	\checkmark	√
	GCTL_ADDR	R/W			V	↓ √
	GCTL_DATA	R/W				

				Decoded	l as:	-
Port	Name	Access	Hercules	CGA	EGA	VGA
3D0h	(3)	R/W		\checkmark	\checkmark	
3D1h	(4)	R/W		\checkmark	\checkmark	
3D2h	(3)	R/W		\checkmark	\checkmark	
3D3h	(4)	R/W		\checkmark	\checkmark	
3D4h	CRTC_ADDR (2)	R/W		\checkmark	\checkmark	\checkmark
3D5h	CRTC_DATA (2)	R/W		\checkmark	\checkmark	\checkmark
3D6h	(3)	R/W		\checkmark	√	
3D7h	(4)	R/W		√	\checkmark	
3D8h	CGA_MODE	R/W		\checkmark		
3D9h	CGA_COL_SL	R/W		\checkmark		
3DAh	MISC_ISTAT1 (2)	R		\checkmark	\checkmark	\checkmark
	FEAT_CTL	W			√	\checkmark
3DBh	CGA_LP_CLR	R/W		\checkmark	\checkmark	\checkmark
3DCh	CGA_LP_SET	R/W		\checkmark	√	\checkmark
3DDh	Reserved	R/W				
3DEh	AUX_ADDR	R/W	\checkmark	V	√	V
3DFh	AUX_DATA	R/W	\checkmark	_ √_	\checkmark	√
3B0		_		,		,
to	EXPSL/ (8)	R/W	\checkmark	\checkmark	√	\checkmark
3DF				 		
46E8h	Video Subsystem Access/Setup Enable (5)	W	<u> </u>	<u> </u>	<u> </u>	<u> </u>
_102h	Video Subsystem Enable (5)	W	<u>√</u>	N		

Table 4-5: I/O Mapping

- (1) A read from Port **3BA/3DAh** resets this port to the attributes address register. The first read/write to this register after a **3BA/3DAh** reset accesses the attributes index, and the next read/write accesses the palette. Subsequent reads or writes to this register toggle between index and palette.
- D0=0 of the miscellaneous output register sets the CRTC registers to 3BXh and the input status 1 to 3BA.
 D0=1 of the miscellaneous output register sets the CRTC registers to 3DXh and the input status 1 to 3DA.
- (3) Alternate addresses of 3B4/3D4h.
- (4) Alternate addresses of 3B5/3D5h.
- (5) In the PCI configuration, these locations are only decoded for write operations. Snooping is always enabled. These locations are decoded only when the 'VGAEN0' bit is sampled active on reset, otherwise, they are not decoded.
- (6) For more details refer to the OPMODE register description for bits 8 and 9 contained in Chapter 5. Refer to the *MGA DUBIC Specification* for more information about these registers.
- (7) In the PCI configuration, snooping is enabled on these locations if 'vgasnoop' is active. Otherwise, normal access is performed.
- (8) In the PCI configuration, external expansion space is never enabled during an I/O cycle.
- * :* Note that the 3B0-3C5 and 3CA-3DF ranges are always decoded when VGA is enabled, even when there is no register located at a specific address.

Chapter 5: Register Descriptions

This chapter contains a description of each of the Power Graphic and VGA mode registers of the ATLAS chip, listed in address order for each mode.

Note that Tables 4-4 and 4-5 list all of the registers in address order. In addition, lists of all registers (and the Power Graphic mode register fields) are presented in alphabetical order at the back of this manual.

5.1 Register Descriptions

. . .

5.1.1 Power Graphics Mode Registers

Sample Power Graphic Mode Register Description

. . . .

. .

SAMPLE-PG

4 1 / . 1

Memory	Address <address> Attributes W-F</address>	Rese	t Value <value></value>
Reserve	ed field3 ig	field1]
31 30 29 2	8 27 26 25 24 23 22 21 20 19 18 17 16 1	5 14 13 12 11 10 9 8 7	6 5 4 3 2 1 0
field1 < 22:0 >	FIELD1. Detailed description of the <f 0.<="" 22="" th="" to=""><th>ield1> field, which compris</th><th>es bits</th></f>	ield1> field, which compris	es bits
field2 < 23 >	FIELD2. Detailed description of the <fi< th=""><th>eld2> field, which is bit 23.</th><th></th></fi<>	eld2> field, which is bit 23.	
field3 <26:24>	FIELD3. Detailed description of the <fr 24.<="" 26="" th="" to=""><th>eld3> field, which comprise</th><th>es bits</th></fr>	eld3> field, which comprise	es bits
Reserved <31:27>	Reserved: Writing has no effect.		

Power Graphic Mode register descriptions contain a (double-underlined) header which indicates the register's mnemonic abbreviation and its full name. Below the header, the memory address (1C00 for example), attributes, and reset value for the register are provided. Next, an illustration of the register identifies the locations of all the bits, which are then described in detail below the illustration.

Memory Address

The addresses of all the Power Graphic mode registers are provided in Chapter 4.

Attributes

. .

The Power Graphic mode attributes are:

R: Read Only

W: Write Only

R/W: Read and Write

D: Dynamic. The contents of the register may be modified by a drawing cycle. Before such registers can be read, the drawing engine must be idle.

F: FIFO. Data for this type of register is passed through the Command FIFO. The contents of the Command FIFO are used by the drawing engine only when the drawing engine is ready to access them. This is the method used to synchronize the software with the drawing engine (no access to the drawing engine registers should be attempted when the FIFO is full). This also means that a register is guaranteed to be written only when the FIFO is empty. The drawing engine registers should only be read when the FIFO is empty to make sure that the contents of the register are stable.

K: These registers can be initialized when the memory sequencer isn't idle, so it's preferable to initialize them first (when required) to achieve higher performance.

Reset Value

The reset values for the Power Graphic mode registers can be expressed as hexadecimal or binary values. Most bits are reset on both soft and hard reset. Some bits are reset on hard reset only (those bits are underlined when they appear in the register description header next to **Reset Value)**.

- **000X** 0000h (h = Hexadecimal)

Legend:

X = Undefined H = Sampled on hard reset

5.1.2 VGA Mode Registers

Sample VC	GA Mode Reg	ister I	Descr	iptior	า					SAMPLE_VGA
Memory A	Address <addr< th=""><th>></th><th></th><th></th><th>1/0</th><th>D Ad</th><th>dress</th><th>s <add< th=""><th>r></th><th>Index <index></index></th></add<></th></addr<>	>			1/0	D Ad	dress	s <add< th=""><th>r></th><th>Index <index></index></th></add<>	r>	Index <index></index>
		Rese	erved	– D5	- D4	D3	-D2	1 - 10	— D0	
		7	6	5	4	3	2	1	0	
DO	A detailed de	escripti	on of	the fu	nction	of dat	a bit ().		•

D1 A detailed description of the function of data bit 1.

D3-D2 A detailed description of the function of the data field which contains bits 2 and 3, etc.

ATLAS VGA Mode register descriptions contain a (single-underlined) header which indicates the register's name and type (such as CRT Controller or Sequencer, etc.). Below the header, the memory address (1 COO for example), I/O address, and the offset index for the register are indicated. Next, an illustration of the register identifies the locations of all the bits, which are then described in detail below the illustration.

Memory Address

This address is an offset from the Power Graphic mode base memory address. The memory addresses can be read, write, color, or monochrome, as indicated. Note that some of the VGA mode registers have no memory address and some have no index.

I/O Address

These addresses are I/O ports. The I/O addresses can be read, write, color, or monochrome, as indicated.

Index

This is the indexed address of the specific register.

5.2 Power Graphic Mode Register Descriptions

DEVID

Device ID

Configuration		Attributes	R	
Reset	Value 0000 0101	0001 1000 0001	0000 0010 1011lb	

_								de	vic	e													٧	ven	do	r						
																	ſ															
31	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

deviceDEVICE identifiers. The data is the 5-bit ASCII code for the first three characters of the
string: "ATLAS".<31:16>أحد0

0518

vendor The Matrox VENDOR identifier for PCI: 0x102B.


<15:0>

Configuration Space Address 04 Attributes R/W

Reset Value 0000 0100 0000 0000 0000 0000 1000 0000b

	Reserved Power Power
Reserved <31:27>	Reserved: This field is always read as 0.
devseltim R <26:25>	DEVice SELect TIMing. Specifies the timing of devsel. It is read as 01.
Reserved <24:8>	Reserved: This field is always read as 0.
waitcycle R <7>	WAIT CYCLE: Specifies that ATLAS will perform continuous address/data stepping. This bit is always read as 1.
Reserved <6>	Reserved: This field is always read as 0.
vgasnoop R/W <5>	VGA SNOOPing . Controls how ATLAS will handle access to the PCI system palette register (as described in Section 3.10 of the <i>PCZ Local Bus Specification</i> , Revision 2.0).
	. 0: Respond to a palette access.
	. 1: Enable special snooping behavior.
Reserved <4:2>	Reserved: This field is always read as 0.
memspace R/W <1>	Device response to MEMory SPACE access. This bit controls all memory spaces (EPROM, VGA frame buffer, and Power Graphic mode memory space).
	• 0: Disable the device response
	• 1: Enable the device response
iospace R/W<0>	Device response to I/O SPACE access. This bit controls all I/O space (VGA I/O, and Mouse port).
	. 0: Disable the device response
	. 1: Enable the device response

Configuration Space Address 08 Attributes R



class<31:9> Device CLASS. Identifies the generic function of the device and a specific register-level programming interface according to the PCI specification. Two values can be read in this field according to the value of the **CONFIG** register's vgaen field in the host interface:

vgaen	Value	Meaning
0	038000h	Other display controller
1	030000h	Super VGA-compatible controller

revision REVISION. Contains the current board revision. This value is always read as 0. **<8:0>**

HEADER

Header

Configuration Space Address 0C Attributes R

Reset Value 0000 0000 0000 0000 0000 0000b

	Reserved	header	Reserved
	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 1	6 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reserved <31:24>	Reserved: This field is	always read as 00h.	
header <23:16>	• •	•••	es 10h through 3Fh in the configuration is a single function device. This field is

Reserved Reserved: This field is always read as 0000h. **<15:0>**

Configuration Space Address 10 Attributes R/W

	termbase Reserved
	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
termbase <31:14>	TERMinator (Power Graphic) BASE Address. Specifies the base address of the Power Graphic mode memory space. Mapping in this 16KB space is decoded by ATLAS itself. Refer to Chapter 4 for more information.
Reserved <13:0>	Reserved: This field is always read as 0.

ROM Base Address

ROMBASE

ConfigurationSpace Address 30Attributes R/W

	rombase		Reserved	
30 29 28	27 96 95 94 92 99 91	20 10 19 17 16 1	5 14 13 12 11 10 9 8 7 6 5 4	2 9 1 4

rombase EPROM BASE address. Specifies the base address of the EPROM. This field's attribute changes, depending on the value of the CONFIG register's biosen field:

biosen	ROMBASE Attribute	
0	RO. Read as 0	
1	R/W	

Reserved Reserved: This field is always read as **0000h**.


<14: 1>

romen<0> ROM ENable. Enable the ROM. This field's attribute changes, depending on the value of the CONFIG register's biosen field:

biosen	ROMEN Attribute
0	RO. Read as 0
1	R/W

Configuration Space Address 3C Attributes R/W

Reset Value 0000 0000 0000 0000 0000 0001 1111 1111b



Reserved Reserved: This field is always read as 0000h. <31:16>

- intpin R<15:8> Selected INTerrupt PINs. This field is always read as 1h, since INTA is used as the interrupt pin.
- intline R/W INTerrupt LINE routing. This R/W field is used to communicate interrupt line routing information. It is initialized at power-up to identify for the device drivers which device interrupt pin has been connected to which system interrupt controller pin. The value FFh is defined as 'unknown' or 'no connection' to the interrupt controller.

Configuration Space Address 40 Attributes R/W

Reserved				speed	, L
				Τ	
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6 5	4 3	2	1	0


Reserved Reserved: This field is always read as 0000h. **<31:2>**

speed<1:0> SPEED. This field is used to select the sequence access on the TAD bus, depending on the current PCI bus speed. This field only affects the 0000-1FAF and 1FE0-3FFF ranges in the 16K window.

speed<1:0>	PCLK	GCLK Max. (ns)	GCLK Min. (MHz)
00	30 ns / 33 MHz	28.2	35.5
	40 ns / 25 MHz	40.7	24.6
01	30 ns / 33 MHz	22.3	44.9
•	40 ns / 25 MHz	29.3	34.2
10		Reserved	
11		Reserved	

Memory Address 1C00 Attributes W-F

Reset Value 0000 0000 h



opcod <3:0> Operation **CODe**: The opcod field defines the operation selected by the drawing engine, and also affects the operation of the VRAM interface section.

		opcod	
Function	Subfunction	Value	Mnemonic
Line		0000	LINE_OPEN
	AUTO	0001	AUTOLINE_OPEN
	WRITE LAST	0010	LINE_CLOSE
	AUTO, WRITE LAST	0011	AUTOLINE_CLOSE
Trapeziod		0100	TRAP
Bitblit	VRAM -> VRAM	1000	BITBLT
	HOST -> VRAM	1001	ILOAD
	VRAM -> HOST	1010	IDUMP

All other opcodes are reserved and should not be used.

atype **<5:4>** Access TYPE: The **atype** field is used to define the type of access to the VRAM that is performed.

atype		
Value	Mnemonic	VRAM Access
00	RPL	Write (replace)
01	RSTR	Read modify write (raster)
10	ANTI	Anti-aliased
11		Reserved

blockm <6>	BLOCK Mode: Specifies whether or not the destination will be written in block mode.
	• 0 Normal write access
	 1 Block mode write selected
linear <7>	LINEAR mode: Specifies if the BITBLIT source is linear or XY.
	• 0 XY bitblit
	• 1 Linear bitblit

bop
<19:16>Boolean OPeration between a source and a destination. The table below shows the
various functions performed by the Boolean ALU in 1, 8, 16, and 32 bits/pixel modes.
During block mode operations, bop must be set to 1100 (Ch).

bop	Function
0000	0
0001	~(D S)
0010	D & ~S
0011	~S
0100	(~D) & S
0101	~D
0110	D^S
0111	~(D & S)
1000	D&S
1001	~(D ^ S)
1010	D
1011	DI~S
1100	S
1101	(~D) S
1110	DIS
1111	1

transTRANSlucidity: Specifies the percentage of opacity of the object. The opacity is realized by writing one over 'n' pixels. The trans field specifies the following transparency patterns (where 1 is opaque and 0 is transparent):

0000	0001	0010	1111
1111	1010	0101	0000
1111	0101	1010	0000
1111	1010	0101	0000
1111	0101	1010	0000
0011	0100	0101	0110
1010	0101	0000	0000
0000	0000	1010	0101
1010	0101	0000	0000
0000	0000	1010	0101
0111	1000	1001	1010
1000	0000	0001	0000
0000	0100	0000	0010
0010	0 0 0 0	0 1 .0 0	0000
0000	0001	0000	1000
1011	1100	1101	1110
0000	0 1 0 0	0000	0010
1000	0000	0001	0000
0000	0001	0 0 0 0	1000
0010	0000	0100	0000

bltmod <26:25>

BLiT MODe selection: This field must be valid for **BLITs** without anti-aliasing:

bltmod		
Value Mnemonic		Usage
00	BMONO	Source operand is monochrome in 1 bits/pixel.
01	BPLAN	Source operand is monochrome from one plane.
10	BFCOL	Source operand is color. Source is formatted when it comes from the host. Fast clipping can be used during VRAM to VRAM BLITs.
11	BUCOL	Source operand is color. Source is in 32 bits/pixel when it comes from the host. Fast clipping can't be used during VRAM to VRAM BLITs.

This field must contain the value BFCOL in order to handle the line style properly for line drawing using line style.

- afor Anti-aliasing FOReground color selected: This field is shared with the hgbr field. It must <27> be '1' when anti-aliasing is selected.
- hbgr <27> Host data in BGR format: This field is shared with the afor field.

For **ILOAD** when bltmod = BUCOL

- 0 Source data is in BGR format
- 1 Source data is in RGB format

For ILOAD	when	bltmod	=	BMONO
-----------	------	--------	---	-------

- 0 Source data is in endian format
- 1 Source data is in Windows format

abac Anti-aliasing **BACkground** color selected: This field is shared with the hcprs field. It**<28>** must be valid when anti-aliasing is selected. This bit performs the second color selection for the anti-aliasing.

- 0 Current pixel is selected
- 1 BACKCOL<23:0> is selected

hcprs Host data is ComPReSsed: This field is shared with the abac field. It must be valid for color BLITs when the source data comes from the host and the data is in 24-bit true color format.

- 0 Source data is 32 bit/pixel
- 1 Source data is 24 bit/pixel

PATTERNing enable: This bit specifies whether patterning is enabled when performingBLIT operations.

- 0 Patterning is disabled
- 1 Patterning is enabled

This bit also specifies whether the two banks are to be cleared in parallel when block mode is enabled when fbm = 1XX. Note that when the two banks are cleared in parallel, the fringes aren't processed correctly, and so must be processed separately.

- 0 One bank only
- 1 Two banks in parallel

transc
 TRANSparency Color enabled: This field must be valid for BLITs with color expansion.
 This bit specifies whether the background color is written.


- 0 Background color is opaque
- 1 Background color is transparent

Reserved Reserved: Writing has no effect. <31,24,15:8>

Memory	Address	lC04	Attri
--------	---------	-------------	-------

ibutes W-F

Reset Value 0000 0000 h



pwidth

Pixel WIDTH: Specifies the pixel width for drawing.

<1:0>

P	width	
Value	Mnemonic	Mode
00	PW8	8 bits/pixel
01	PW16	16 bits/pixel
10	PW32	32 bits/pixel
11		Reserved

fbc <3:2> Frame Buffer Configuration: Specifies if the double buffer is used when drawing.


	fbc	
Value	Mnemonic	Mode
00	SBUF	Full pixel width
01		Reserved
10	DBUFA	Buffer A
11	DBUFB	Buffer B

Reserved Reserved: Writing has no effect. <31:4>

Memory Address 1C08

Attributes W-F

Reset Value FFFF FFFF h



Memory ConTroL WaiT STate register: Specifies the number of wait states added to the memory sequencer. For each part of the memory cycle, a different 2-bit subfield is used. The contents of this register depend on of the type and speed of the RAM, and on the board configuration. Each subfield is defined as follows:

mctlwtst <x+1:x></x+1:x>				
00	1 gclk			
01	2 gclks			
10	3 gclks			
11	4 gclks			

Description	Mnemonic	Register Field
DEFAULT	DFLT	mctlwtst<1:0>
RAS SETUP	R_SU	mctlwtst<3:2>
RAS HOLD	R_HD	mctlwtst<5:4>
CAS SETUP	C_SU	mctlwtst<7:6>
HOST DELAY	HOST_D	mctlwtst<9:8>
CAS HOLD	C_HD	mctlwtst<11:10>
READ CAS HOLD	RC_HD	mctlwtst<13:12>
HYPER READ CAS HOLD	HRC_HD	mctlwtst<15:14>
Reserved (00)		mctlwtst<17:16>
RAS PRECHARGE	R_PR	mctlwtst<19:18>
Reserved (00)		mctlwtst<21:20>
HYPER READ RAS PRECHARGE	HRR_PR	mctlwtst<23:22>
Reserved (00)		mctlwtst<25:24>
SWITCH BUS	SWT_B	mctlwtst<27:26>
WAIT	w_	mctlwtst<29:28>
LAST PIXEL	L_P	mctlwtst<31:30>

Programming mctlwtst (80 ns VRAMs):

1. C4001010h

2. C4001110h (one more gclk for BUCOL ILOAD access)

C4001010h is the default value to use, except for BUCOL **ILOADs.** In the latter case, mctlwtst is programmed to C4001110h prior to the BUCOL **ILOAD** execution. It's put back to C4001010h when the BUCOL **ILOAD** execution has finished.

DST1-0

Destination in

Memory Address 1C10 Attributes R- D

Reset Value Loaded from vd<63:0>

63	32	31 0
	dsti1	dsti0

dsti0
<31:0>
dsti1
<63:32>
DeSTination In register: The dsti0 and dsti1 fields are used to load configuration data on reset. The destination registers are normally used by the drawing engine. They are readable, however, since their values are initialized from the data bus on reset (breset). Note that the registers must be read before any direct access to the frame buffer or drawing engine operation is performed in order to obtain valid data.


For more information on the definition of each bit on power up, refer to Section 3.6, 'Power Up and Reset'.

Memory Address 1C1C Attributes W-F

ج F

Reset Value XXXX XXXX h






PLaNe WRite MaSK: Specifies the plane or planes to be protected during any write operations. During intensity buffer write operations, the contents of this register are transmitted to the VRAMs through the vd<63:0> bus where they are latched on the falling edge of RAW.

- 0 = Inhibit write
- 1 = Permit write

In 8 and 16 bits/pixel modes, some bits have to be replicated. Refer to Figure 3-9 for the definition of the slice for each mode.




backcol BACKground COLor: The backcol field is used by the color expansion module to generate the source pixels when the background is selected. As well, the backcol field is used as the background color for anti-aliased characters.

In 8 and 16 bits/pixel modes, some bits have to be replicated. Refer to Figure 3-9 for the definition of the slice for each mode and to Figure 3-10 for the pixel data organization for each mode.

Memory	Address	1C24	A
--------	---------	------	---

Attributes W-F

Reset Value XXXX XXXX h



forcol FOReground COLor: The forcol field is used by the color expansion module to generate **<31:0>** the source pixels when the foreground is selected. As well, forcol is used as foreground color for anti-aliased characters.

In 8 and 16 bits/pixel modes some bits have to be replicated. Refer to Figure 3-9 for the definition of the slice for each mode and to Figure 3-10 for the pixel data organization for each mode.

ource register				SRC0, SRC1, SRC2, SRC3			3			
Memory	Address 1C30 1C34 1C38 1C3C	At	tributes W-FD			I	Reset	/alue	XXXX XXXX	h
	127	96	95	64	63		32	31		0

scrcreg2


srcreg<127:0> SouRCe REGister: The Source register is used for all drawing operations.

scrcreg3


• For LINE with the RPL or RSTR attribute, the source register is used to store the line style. The funct field of the SHIFT register points to the selected source register bit which is being used as the linestyle for the current pixel. The following illustration shows how the linestyle is stored in the source register.

scrcreg1

scrcreg0




• For TRAP with the RPL or RSTR attribute, the source register is used to store the pattern. The following format is used:



• The source register is used internally for intermediate data for all BITBLT operations.



Reset Value XXXX XXXX h



The XYSTRT register is not a physical register. It is simply an alternative way to load registers **AR5**, AR6, XDST and YDST. This register is not readable.

The XYSTRT register is only used for LINE and AUTOLINE. XYSTRT does not require initialization for polylines because all the registers affected by XYSTRT are updated to the endpoint of the vector at the end of the AUTOLINE.

When XYSTRT is written, the following registers are affected:


- X_START<15:0> --> xdst<15:0>
- X_START<15:0> -->ar5<17:0> (sign extended)
- Y_START<15:0> --> ydstc<23:0> (sign extended)
- 0 --> sellin
- 1 --> newy
- Y_START<15:0> --> ar6<17:0> (sign extended)

x-start X STARTing coordinate: x-start contains the starting X coordinate of the starting point of the vector. It is a 16-bit signed value in two's complement notation.

y-start Y **STARTing** coordinate: y-start contains the starting Y coordinate of the starting point of the vector. This coordinate is always XY (this means that to use the XYSTRT register the linearizer must be used). It is a M-bit signed value in two's complement notation.

Memory Address 1C44 Attributes W-FKD

Reset Value XXXX XXXX h



The XYEND register is not a physical register. It is just an alternative way to load registers **AR0** and AR2.

XYEND register is only used for **AUTOLINE** drawing.When XYEND is written, the following registers are affected:


- X_END<15:0> --> ar0<17:0> (sign extended)
- Y_END<15:0> --> ar2<17:0> (sign extended)

x_end X ENDing coordinate: x-end contains the X coordinate of the end point of the vector. It is a 16-bit signed value in two's complement notation.

y_end Y ENDing coordinate: y-end contains the Y coordinate of the end point of the vector. It is a 16-bit signed value in two's complement notation.

Memory Address 1C50 Attributes W-FKD Reset Value

Reset Value XXXX XXXX ${\rm h}$



funcnt <6:0> FUNnel COUNT value: This field is used to drive the funnel shifter bit selection.

- For LINE operations, this is a countdown register. This register is used to initialize and select the first bit of the line style.
- For BLIT operations, this register is incremented by the slice value to select source bits.

x_off pattern X OFFset: This field is used for TRAP operations to specify the X offset in the pattern. This offset must be in the range O-7 (bit 3 is always 0).

- y_off pattern Y OFFset: This field is used for TRAP operations to specify the Y offset in the pattern.
- **Reserved** Reserved: Writing has no effect. <15:7>

funoffFUNnel shifter OFFset: For BLIT operations, this field is used to specify a bit offset in
the funnel shifter count. In this case, funoff is interpreted as a 6-bit signed value.


fifcnt FIFo CouNT: For BLIT operations, this field is used by the sequencer to determine how many source slices are available. In this case, the field does not need to be initialized.

stylelen line STYLE LENgth: For LINE operations, this field specifies the linestyle length. <22:16>

Reserved Reserved: Writing has no effect. **<31:26>**

Memory	Address 1 C58 Attributes W-FKD	Reset Value XXXXXXXX h
	Reserved	Image: bit with the second state withe second state with the second state withe
sdydxl <0>	Sign of Delta Y minus Delta X: This bit is shared wirdrawing only and specifies the Major axis. This bit is AUTOLINE operations.	
	. 0 Major axis is Y	
	 1 Major axis is X 	
scanleft co>	Horizontal SCAN direction LEFT (1) vs RIGHT (0): used for TRAP and BLIT drawing. The scanleft bit is direction in a BLT or filled trapezoid.	•
	Normally, this bit is always programmed to zero exce BPLAN or BFCOL.	ept for BITBLT when bltmod =
sdxl <1>	Sign of delta X (line draw or left trapezoid edge): The for a line draw (opcod = LINE) or the X direction we trapezoid draw. This bit is automatically initialized d	nen plotting the left edge in a filled
	• 0 delta X is positive	
	. 1 delta X is negative	
sdy <2>	Sign of delta Y: The sdy bit specifies the Y direction automatically initialized during AUTOLINE operation	
	. 0 delta Y is positive	
	■ 1 delta Y is negative	
Reserved <4:3>	Reserved: Writing has no effect.	
sdxr <5>	Sign of delta X (right trapezoid edge): The sdxr bit s edge of a filled trapezoid.	pecifies the X direction of the right
	. 0 delta X is positive	
	1 delta X is negative	
Reserved <31:6>	Reserved: Writing has no effect.	

Memory Address 1C5C Attributes W-FKD Reset Value XXXX XXXX h



length <15:0> LENGTH: The length bit is a 16-bit unsigned value.

- . The length field doesn't require initialization for auto-init vectors.
- For a vector draw, length is programmed with the number of pixels to be drawn.
- For Blits and trapezoid fills, length is programmed with the number of lines to be filled or **BLITed**.

Reserved Reserved: Writing has no effect. **<31:16>**


Memory	Address 1C60	Attributes W-FKD	Reset Value XXXX XXXX h
	Reserved	11	ar0
	31 30 29 28 27 26	3 25 24 23 22 21 20 19 18 1716 1	5 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ar0 <17:0>	Address Register (D: The arO field is an 18-bit signed	value in two's complement notation.
	. For AUTOLINE description on p	, this register holds the X end add page 5-21).	dress (see the XYEND register
	• For LINE, it hol	lds 2 x 'b'.	
	. For a filled trape	ezoid, it holds 'dYl'.	
	For a BLIT, ar0	holds the line end source address	'sea'.
	Refer to Table 3-1	for more information.	
Reserved <31:18>	Writing has no eff	fect.	

Multi-purpose address register 0

AR0

Memory Address 1 C64

Reset Value XXXX XXXX h



Multi-purpo	Multi-purpose address register 2 A					
Memory	Address 1C68	Attributes w-FKD	Reset Value XXXX XXXX h			
	Re	served	ar2			
	31 30 29 28 27 26	II 5 25 24 23 22 21 20 19 18 17 16 15 14	13 12 11 10 9 8 7 6 5 4 3 2 1 0			
ar2 <17:0>	Address Register 2: The ar2 field is an 18-bit signed value in two's complement notation.					
	• For AUTOLINE, this register holds the Y end address (see the XYEND register description on page 5-21).					
	■ For LINE, it h	■ For LINE, it holds the minor axis error increment (initially 2 x 'b' - 2 x 'a').				
	. For a filled trapezoid, it holds the minor axis increment -IdXII.					
	• This register is not used for BLIT operations.					
Reserved <31:18>	Reserved: Writin	g has no effect.				

Memor	y Add	res	S	106	6C			At	tri	bu	te	s V	V-F	KD)							R	ese	et '	Va	lue	;]	KX.	xx	XX	X	Kh
	 	Res	ser	rve	d	sp Г	ag	e	r—											a	r3											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ar3 < 23:0 >		ldre 24-ł			~					ur3	fie	ld	is a	a 2	4-b	it s	sigi	ned	V	lue	e ir	ı tv	vo'	s c	om	ple	me	nt	not	atio	on	or

- This register is used during AUTOLINE, but does not need to be initialized.
- This register is not used for LINE without Auto initialization, nor is it used by TRAP.
- . In the two operand Blit algorithms, ar3 contains the source current address 'sca'. This value must be initialized as the starting address for a Blit. The 'sca' is always linear.

spage These three bits are used as an extension to ar3 in order to generate a 27-bit source or <26:24> pattern address. They are not modified by ALU operations.

The spage field is not used for **TRAP**, LINE or **AUTOLINE** operations.

Reserved	Reserved:	Writing	has	no	effect.
<31:27>					

AR4		Multi-purpose address register 4

Memory	Address 1C70	Attributes w-FKD	Reset Value XXXX XXXX h
	Re	served	ar4
	31 30 29 28 27 20	6 25 24 23 22 21 20 19 18 1716 15	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ar4 <17:0>	Address register	4: The ar4 field is an 18-bit sign	ed value in two's complement notation.
	. For TRAP, it l	nolds the error term. Initially:	
	'errr' =	= [sdxr] ? 'dXr' + 'dYr' - 1 : - 'd	Xr'
	. This register is	used during AUTOLINE, but it	doesn't need to be initialized.
	. This register is	not used for LINE or BLIT ope	erations.

Reserved Reserved: Writing has no effect. <31:18>

Attributes W-FKD

	Reserved ar5	
	31 30 29 28 27 28 25 24 23 22 21 20 19 18 1716 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	
ar5 <17:0>	Address Register 5: The ar5 field is an 1 8-bit signed value in two's complement notation.	
	. At the begining of AUTOLINE, ar5 holds the X start address (see the XYSTRT register on page 5-20). At the end of AUTOLINE the register is loaded with the X end, so it is not necessary to reload the register when drawing a polyline.	
	This register is not used for LINE without Auto initialization.	
	■ For TRAP, it holds the minor axis increment -ldYrl.	

. In BLIT algorithms, ar5 holds the pitch of the source operand 'syinc' (see Table 3-1). A negative pitch value specifies that the source is scanned from bottom to top while a positive pitch value specifies a top to bottom scan.

Reserved Reserved: Writing has no effect. <31:18>

Multi-purpose address register 6	AR6
----------------------------------	-----


wiemory	Addless 10/8 All ibules w-FKD	
	Reserved 31 30 29 28 27 26 25 24 23 22 21 20 19 18 1716 15 14 13 13	ar6 2 11 10 9 8 7 6 5 4 3 2 1 0
ar6 <17:0>	Address Register 6: This field is an 1 8-bit signed value is sign extended to 24 bits before being used by the ALU	L.
	At the begining of AUTOLINE, ar6 holds the Y start a description on page 5-20). During AUTOLINE process the signed Y displacement. At the end of AUTOLINE end, so it is not necessary to reload the register when	ssing, this register is loaded with the register is loaded with the Y
	• This register is not used for LINE without Auto initia	lization.
	. For TRAP, it holds the major axis increment 'dYr'.	
	• This register is not used for BLIT operations.	
Reserved <31:18>	Reserved: Writing has no effect. These bits return all ze	roes when read.

Memory Address 1C78

Attributes W-FKD

Reset Value XXXX XXXX h

Reset Value XXXX XXXX h



iy <12:0> Y Increment: This field is a 13-bit unsigned value. The Y increment value is a pixel unit, and it must be a multiple of 32 (the five LSB = 0). This field specifies the increment to be added to or subtracted from ydst between two destination lines. This field is also used as the multiplicator factor for linearizing the iy register.

It should be noted that only a few values are supported for linearization. If the pitch selected can't be linearized, the ylin bit should be used to disable the linearization operation. The following table provides the supported pitch for linearization:

Pitch	000440	Pitch	iy
512	<u>ଡ଼ଜରୀ ହର୍ଚ୍ଚ୍ଚ୍ଚ୍ଚ୍</u> ଚ୍ଚ୍ଚ୍ଚ୍	1152	0010010000000
640	00010100000000	1280	0010100000000
768		1536	0011000000000
800		1600	0011001000000
1024			


Reserved Reserved: Writing has no effect.

<14:13>

- ylin <15> Y LINearization: This bit specifies if the address must be linearized or not.
 - . 0 Linearize the address
 - 1 Don't linearize the address
- Reserved Reserved: Writing has no effect. <31:16>

Memory Address 1C90 Attributes w-FKD

Reset Value XXXXXXX 0 XXXXXXXXXXXXXXXXXXXXXXX b



ydst Y DeSTination: The ydst field contains the current Y coordinate of the destination address<23:0> as a signed value in two's complement notation. Two formats are supported: linear format and XY format. The current format is selected by ylin.

When XY format is used, ydst represents the Y coordinate of the address. The valid range is -32768 to +32767 (16-bit signed). The XY value is always converted to a linear value before being used.

When linear format is used, ydst must be programmed as follows:

ydst <-- (Y coordinate) x PITCH >> 5

The Y coordinate range is from -32768 to +32767 (16-bit signed) and the pitch range is from 32 to 6144. Pitch is also a multiple of 32.

- . Before starting a vector draw, ydst must be loaded with the Y coordinate of the starting point of the vector. This can be done by accessing the **XY_START** register. This register does not require initialization for polyline operations.
- . Before starting a BLIT, ydst is loaded with the Y coordinate of the starting comer of the destination rectangle.
- . For trapezoids, this register must be loaded with the Y coordinate of the first scanned line of the trapezoid.
- **newy** NEW Y: The newy field is a 1-bit field which is always set every time the register is written by the processor (bit 24 of the data bus is discarded). This bit is cleared when ydstorg is added to ydst. This bit is used to inhibit the linearization of an address which has already been linearized. This bit is also set when the host accesses the XYSTRT register.

Reserved Reserved: Writing has no effect.

<28:25>

sellin SELected LINe. The sellin field is used to perform the dithering, patterning, and transparency functions. During linearization, this field is loaded with the three LSB of ydst. If no linearization occurs, then those bits have to be initialized correctly if one of the above-mentioned functions is to be used.

Memory	Address 1 C94	Attributes W-FK	Reset Value XXXX XXXX h
	Reserved	ydstorg	
	31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11	10 9 8 7 6 5 4 3 2 1 0
ydstorg < 26:0 >	value in pixel register is used	ORiGin: The ydstorg field is a 27-bit unsigne units, in order to position the first pixel of the to initialize the YDST address. ust be loaded with a multiple of 32 (the five L	first line of the screen. This

Reserved	Reserved:	Writing	has	no	effect.
<31:27>		-			

YTOP

Clipper Y top boundary

```
Memory Address 1 C98
                             Attributes W-FK
                                                                  Reset Value XXXX XXXX h
                                                         cytop
             Reserved
                                                                              7
                                                                                            0
           31 30
                29 28
                         26
                            25
                                  23
                                     22 21
                                           20
                                                18
                                                    7
                                                       16
                                                          15
                                                            14
                                                               13 12
                                                                     11
                                                                        10 9
                                                                            8
                                                                                  5 4
                                                                                      3
                               24
                                              19
                                                                                          1
```

cytop<26:0>Clipper Y top boundary: The cytop field contains an unsigned 27-bit value which is interpreted as a positive pixel address and compared with the current ydst. The value of the ydst field must be greater than or equal to cytop to be inside the drawing window.

This register must be programmed with a linearized line number:

cytop = (TOP LINE NUMBER) x PITCH + YDSTORG

This register must be loaded with a multiple of 32 (the five LSB = 0).


Note that since the cytop value is interpreted as positive, any negative ydst value is automatically outside the clipping window. There is no way to disable clipping.

Reserved Reserved: Writing has no effect. <31:27>

Memory Address 1C9C

Reserved cybot

Attributes w-FK



cybotClipper Y BOTtom boundary: The cybot field contains an unsigned 22-bit value which is interpreted as a positive pixel address and compared with the current ydst. The value of the ydst field must be less than or equal to cybot to be inside the drawing window.

This register must be programmed with a linearized line number:

cybot = (BOTTOM LINE NUMBER) x PITCH + YDSTORG

This register must be loaded with a multiple of 32 (the five LSB = O). There is no way to disable clipping.

Reserved Reserved: Writing has no effect. <31:27>

Clipper X minimum boundar	y		CXLEFT
Memory Address 1 CA0	Attributes w-FK	Reset Value	XXXX XXXX h

	Reserved cxleft
	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
cxleft <12:0>	Clipper X LEFT boundary: The cxleft field contains an unsigned 13-bit value which is interpreted as a positive pixel address and compared with the current xdst. The value of xdst must be greater than or equal to cxleft to be inside the drawing window.

Note that since the cxleft value is interpreted as positive, any negative xdst value is automatically outside the clipping window. There is no way to disable clipping.

Reserved Reserved: Writing has no effect.

Reset Value XXXX XXXX h

Memory Address 1CA4	Attributes W-FK	Reset Value	XXXX XXXX h
---------------------	-----------------	-------------	-------------

							R	ese	erve	ed						cxright															
																			I										_		-
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	

cxright
Clipper X RIGHT boundary: The cxright field contains an unsigned 13-bit value which is interpreted as a positive pixel address and compared with the current xdst. The value of xdst must be less than or equal to cxright to be inside the drawing window. There is no way to disable clipping.


Reserved	Reserved:	Writing	has	no	effect.
<31:13>		-			

FXLEFT

X address register (left)

Memory	Address 1CA8 Attributes W-FKD	Reset Value XXXX XXXX h
	Reserved	fxleft
	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 151	4 13 12 11 10 9 8 7 6 5 4 3 2 1 0
fxleft <15:0>	Filled object X LEFT coordinate: The fxleft field boundary of any filled object being drawn. It is a complement notation.	
	. The fxleft field is not used for line drawing.	
	. During filled trapezoid drawing, fxleft is update	ed during the left edge scan.
	 During a BLIT operation, fxleft is static, and sp area being written to. 	cecifies the left pixel boundary of the
Reserved <31:16>	Reserved: Writing has no effect.	

Memory Address 1 CAC	Attributes W-FKD	Reset Value XXXX XXXX h
----------------------	------------------	-------------------------



fxright Filled object X RIGHT coordinate: The fxright field contains the X coordinate of the right <15:0> boundary of any filled object being drawn. It is a 16-bit signed value in two's complement notation.

- The fxright field is not used for line drawing.
- During filled trapezoid drawing, fxright is updated during the right edge scan.
- During a BLIT operation, fxright is static, and specifies the right pixel boundary of the area being written to.

Reserved Reserved: Writing has no effect. <31:16>


X Destination a	dd	re	SS	re	gis	ste	r																						Χ	DS	T
Memory Addre	ess	s 1	CE	80			At	tri	bu	tes	S V	W-F	'KD								Re	ese	et '	Val	ue	2	XXX	XX	XX	XX	(h
					F	Res	ser	vec	ł													XC	dst								
1																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

xdst X coordinate of the destination address: The xdst field contains the running X coordinate <15:0> of the destination address. It is a 16-bit signed value in two's complement notation.

- . Before starting a vector draw, xdst must be loaded with the X coordinate of the starting point of the vector. At the end of a vector xdst contains the address of the last pixel of the vector. This can also be done by accessing the XYSTRT register.
- This register does not require initialization for polyline operations.
- For trapezoids and **BLITs**, this register is automatically loaded from fxleft and fxright and no initial value must be loaded.

Reserved Reserved: Writing has no effect. <31:16>

Memory Address 1E00 Attributes R/W Reset Value XXXX XXXX h



srcylin <23:0>

SouRCe LINear Y coordinate: Represents the linearized Y coordinate when accessing the VRAM window memory region.


SrcYLin = Y x (byte pitch)

where byte pitch = (# pixels/line) x (**#** bytes/pixel)

This register must be loaded with a multiple of 32 (the five LSB = 0). The five LSB of this register are always read as zero.

During VRAM read or write direct access, the address that is used by the VRAM is generated from srcylin and the host address bits <12:2>.

The figure below illustrates how vaddr (the VRAM address) is generated. The 'A' variable represents bits 23:5 of the VRAMPAGE register, 'B' represents host address bits, and 'C' is the result of the addition of A and B, aligned as shown below.




Reserved Reserved: Writing has no effect. These bits return all zeroes when read. **<31:24>**

ADRGEN

Memory Address 1E08

Attributes R

Reset value XXXX XXXXh



BYTE ACCumulator DATA: This register is used for test purposes only. byteaccdata <31:0>

Address Generator	
-------------------	--

Memory Address 1E0C	Attributes R	Reset value XXXX XXXXh
---------------------	--------------	------------------------

	addraendata																														
Γ	1																														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

addrgendata ADDRess GENerator DATA: This register is used for test purposes only. <31:Ŭ>

Memory A	Address 1E10 Attributes R Reset value 21XX 02	20h
	Reserved (reads all 0s)	
	addrgenstat byteaccaddr fifocoun 31 30 29 28 27 28 25 24 23 22 21 20 19 18 17 18 15 14 13 12 11 10 9 8 7 6 5 4 3 2	
fifocount <5:0>	FIFO COUNT: Indicates the number of free locations in the Bus FIFO. On reset, the FIFO is empty (there are 32 locations available). The readback path is protected so the valid count is always read.	
Reserved <7:6>	Reserved: Writing has no effect. These bits return all zeroes when read.	
bfull <8>	Bus FIFO FULL flag: When set to '1', indicates that the Bus FIFO is full.	
bempty <9>	Bus FIFO EMPTY flag: When set to '1', indicates that the Bus FIFO is empty.	
Reserved <15:10>	Reserved: Writing has no effect. These bits return all zeroes when read.	
byteaccaddr <22:16>	BYTE ACCumulator ADDRess: This field is used for test purposes only.	
Reserved <23>	Reserved: Writing has no effect. These bits return all zeroes when read.	
addrgenstate <29:24>	ADDRess GENerator STATE: This field is used for test purposes only.	
Reserved <31:30>	Reserved: Writing has no effect. These bits return all zeroes when read.	

Memory	Address 1E14 Attributes R Reset value	0000 0 <u>0</u> 0X h
	Reserved (reads all 0s) Reserved (reads all 0s) 8 9 9 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	9 - 2 - 2 - 2 - 2 - 1 - - - - - - - - - - - - -
bferrists < 0>	Bus FIFO ERRor Interrupt STatuS: Bus FIFO error flag. When set to '1', i cycle may have caused a timeout error.	ndicates that a
	This status bit is set when an access to any device other than the VGA fram a wait that lasts more than 64 gclks. If the wait lasts 128 gclks, the cycle is status bit may be used by software during the debugging cycle as a probler	aborted. This
dmatcists <1>	DMA Terminal Count Interrupt STatuS : When set to '1', indicates that a D count has occurred. If DmaTc interrupt is enabled, DmaTcists is activated I Terminal count, and held until it is cleared through the ICLEAR register's	oy a valid
pickists < 2>	PICKing Interrupt STatuS : When set to '1', indicates that a picking interrupt This bit is cleared through the pickiclr bit.	pt has occurred.
vsyncsts<3>	• VSYNC STatuS: Set to '1' during the VSYNC period. This bit follows the	vsync signal.
Reserved <7:4>	Reserved: Writing has no effect. Reading will give 0's.	
byteflag <11:8>	BYTE FLAG: This field is used for test purposes only.	
Reserved <15:12>	Reserved: Writing has no effect. These bits return all zeroes when read.	
dwgengsts <16>	DraWinG ENgine STatuS: Set to '1' when the drawing engine is busy (that is something in the bfifo , afifo, actl , or mctl – other than refresh, data trans access).	
Reserved <31:17>	Reserved: Writing has no effect. These bits return all zeroes when read.	

Memory	Address 1E18	Attributes W	Reset value 0000 0000 h
		Reserved (reads all 0s)	pickiclr dmatciclr bferriclr
	1 31 30 29 28 27 26	25 24 23 22 21 20 19 18 1716 1514	
bferriclr < 0>		errupt CLeaR: Writing a '1' to this b to this field are glitch-free.	bit clears the bferror interrupt
dmatciclr <1>		unt Interrupt CLeaR: Writing a '1' to to this field are glitch-free.	this bit clears the dmatc interrupt
pickiclr < 2 >	PICKing Interrupt OW Writes to this field	CLeaR: Writing a '1' to this bit clean are glitch-free.	rs the picking interrupt status flag.
Reserved <31:3>	Reserved: Writing h	has no effect. These bits return all ze	roes when read.

IEN		Interrupt Enable register
Memory Address 1E1C	Attributes R/W	Reset value 0000 0000 h

Resewed (reads all O's)	vsyncien pickien dmatcien bferrien
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7	6543210

bferrien < 0>	Bus FIFO Error Interrupt ENable : When set to '1', enables interrupt if a Bus FIFO error occurs. Writes to this field are glitch-free.
dmatcien <1>	DMA Terminal Count Interrupt ENable: When set to '1', enables interrupt if a DMA terminal count occurs, with DmaAct set. Writes to this field are glitch-free.
pickien <2>	PICKing Interrupt ENable : When set to '1', enables interrupt if a picking interrupt occurs. Writes to this field are glitch-free.
vsyncien <3>	VSYNC Interrupt ENable : When set to '1', enables interrupts from the VGA when in Power Graphic mode (vgaen = 0). Writes to this field are glitch-free.
Reserved <31:4>	Reserved: Writing has no effect. These bits return all zeroes when read.

Memory Address 1E28 (MEM PCI) Attributes R/W


	Reserved (reads all O's) Stypic Stypic Reserved (reads all O's) Stypic Stypic	
Reserved < 31:9 >	♦ Note that this register only exists in the PCI configuration. This field is always read as OOOOh.	
vgainten <8>	This bit indicates whether or not the VGA interrupt is enabled. As the other internal ATLAS interrupt, VGA interrupt status is available on tirqsts.	
	• 0: VGA interrupts are disabled	
	• 1: VGA interrupts are enabled	
Reserved <7:2>	This field is always read as OOOOh.	
eirqsts<1>	Indicates when read as '1' that an external interrupt has occured. This status is set when an edge is detected on the eirqN pin.	
	A read to this bit accesses its value normally. A write, however, is slightly different in that the bit can be reset, but not set. This bit is reset whenever the register is written, and the data in the corresponding bit location is 1.	
tirqsts<0>	Status of the tirq pin. When 0, indicates that the source of the interrupt on INTA is from the ATLAS chip.	

Memory	Address 1E40	Attributes R/W	Reset value	0000 0000 h
		Reserved (reads all 0's))	softreset
	31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 6 15 14 13	12 11 10 9 8 7 6	5 4 3 2 1 0
softreset <0>	reset only. The so	Then set to '1', resets all host register offreset signal is synchronous on gclk, ne next read, all concerned bits will be	and takes place at the	
	A '0' must be pr	ogrammed to remove the softreset. W	rites to this field are	glitch-free.
Reserved	Reserved: Writing	g has no effect. These bits return all z	eroes when read.	

Memory	Address 1E44 (MEM)	Attributes	R/W - STAT	IC Reset	Value
Res	et Value 0000 0000	0000 0000	0000 ООНО	0000 0000 b	
	Res 31 30 29 28 27 26 25 24	erved (reads		U I I I I I I I I I I I I I I I I I I I	Reserved (reads all 0's) 7 6 5 4 3 2 1 0
vgatest <0> R/(W)	VGA TEST bit: This normal operation. Wri		- -	•	s be set to zero for
ramtest <1> R/(W)	RAM TEST bit: Reset to zero for normal ope			• •	should always be set
Reserved <7:2>	Reserved: Writing has	no effect. Th	ese bits return	all zeroes when r	ead.
robitwren <8> RO	Read Only BIT WRite pci, and above1 meg b robitwren to '1'. Write	its. Writing '	10001101' to l	byte 3 of the TEST	register will set
testwren <9> RO	TEST WRite ENable: VD<38> must always vgatest mode on the te	have an exter	nal PU. In ord	er to place the AT	LAS in ramtest or

- **SO VD**<38> must always have an external PU. In order to place the ATLAS in ramtest or vgatest mode on the tester, VD<38> should be driven low during the reset vectors. This way, testwren will be active after the reset, and the ramtest and vgatest test bits may be written to enable the appropriate test mode. Since testwren is read-only, the test bits can't be modified in functional mode.
- **Reserved** Reserved: Writing has no effect. These bits return all zeroes when read. **<31:10>**

Memory Address 1E48 (MEM) Attributes R • STATIC Reset value A268 1701h



chiprevCHIP REVision code: Read value is Olh. This value will change if there are any chip revisions.

atlas id ATLAS IDentification: This field provides a fixed non-zero identification. It may be used to help locate the MGA when the value of mapsel is unknown to the software.


Since MGA ATLAS is part of the same family as the MGA TITAN chip (a precursor of ATLAS), and in order to make software programming easier, the same ID is used for the TITAN and ATLAS chips. ATLAS can be differentiated from TITAN by the **chip revision number.** The data is the **5-bit** ASCII code for the name "TITAN".

config

<1:0>

R/W

Memory Address 1E50 (MEM) Attributes R/W



Reset Value осон ннин осос осон <u>о</u>нин осон оонн ь

♦ Note: In order to respect the Tr24 timing, software must wait after accessing this register. Only byte accesses should be made to this register.

CONFIGuration bits: Sampled on reset, this field assumes the external strapping configuration value. The reset value can be overwritten. Writes to this field are glitch-free. Note that only byte access (byte 0) is permitted for modification of the **config** bits.

Bit 1 is used as the narrow decode configuration bit. When '1', mcs16N is a decode based on ISA bus addresses LA<23:17>, which represents a 128K range. When '1', mcs16N will also depend on SA<16:14>, which represents the narrow decode of the 16K MGA space and 32K ROM space. No mcs16N sampling is supported.

The VGA frame buffer and IO port are always 8-bit devices.

The configuration determines whether ATLAS's resources are 8-16- or 32-bit devices, according to the tables which follow.

biosen	config<1:0>	BIOS	mcs16N	ex32N
0	xx	No decode	1	1
1	00	8	1	1
	01	16	0	1
	10	Reserved	1	1
	11	16 narrow	0	1

isa	mapsel	vgaen	config<1:0>	MGA	mcs16N	ex32N
0	000	X	XX	No decode	1	1
	001	0	XX	32 narrow	1	0
	001	1	XX	8	1	1
	010–111	х	XX	32 narrow	1	0

X = 'don't care'

• Note: Only byte accesses (byte0) are permitted for modification of these bits. In the PCI configuration, these bits must be set to '00'.

Refer to Section 3.6.3 to determine the reset value of config< 1:0>.

200MHz<2> 200 MHz function. A strap exists on the RESET configuration bus to identify boards that are capable of functioning with a pixel clock of up to 200 MHz. This strap, called '200MHz', is read from VD<48> at reset. This bit must be read by software, inverted, then loaded into CONFIG<2>. It is interpreted as follows:

200MHz N	leaning
1	Board supports 200 MHz operation
0	Board only supports regular (135 MHz-170 MHz) operation

misc<3>MISCellaneous bit: Reserved for future use. This field has no definition. This is a
multi-purpose software bit.

Refer to Section 3.6.3 to determine the reset value of this bit.

nodubic<4> NO DUBIC in the system: Sampled on reset, this bit assumes the external strapping configuration value. Writes to this bit are glitch-free.

This bit indicates whether or not ATLAS is being used in conjunction with a DUBIC chip:

- . 0: DUBIC present (TITAN-compatible mode).
- 1: No DUBIC present. ATLAS controls the VRAM and RAMDAC directly.

Refer to Section 3.6.3 to determine the reset value of this bit.

Reserved Reserved: Writing has no effect. These bits return all zeroes when read.

<7:5>

driverdy<8> ROConfiguration value. The reset value can't be overwritten. All interrupts should be disabled when writing to this bit.

This field determines how the CHRDY/ signal is generated:

Value	Meaning
0	The CHRDY signal output is tri-stateable, and the CHRDYEN / enable signal is a delayed version of CHRDY.
1	The CHRDY signal is always driven by ATLAS, and an external tri-state buffer is required.

In the PCI configuration, this bit must be set to '1'. Refer to Section 3.6.3 to determine the reset value of this bit.

biosen BIOS ENable: Set to '1' on reset if vgaen is sampled active ('1'). The reset value can be overwritten. When set to '1', the VGA BIOS is enabled.

Note that the BIOS can be enabled separately from the VGA I/O and the frame buffer. This way, the board that boots as the VGA device can always keep its BIOS active if desired. Also, there can always be a BIOS active, even when there's no active VGA (except at boot-up). All interrupts should be disabled when writing this bit.

Configuration (continued)

¥.

vgaen<10> R/WVGA ENable: Sampled on reset, this bit assumes the external strapping configuration<10> R/Wvalue. The reset value can be overwritten. All interrupts should be disabled when writing this bit. Writes to this field are glitch-free.

Value	Meaning
0	VGA is disabled
1	VGA is enabled

Refer to Section 3.6.3 to determine the reset value of this bit.

leveling LEVEL Interrupt Request: This bit is used to select between a positive edge triggered or a level-sensitive interrupt.

. When '0' (hard reset value), ATLAS produces a positive edge interrupt.

. When set to '1', ATLAS produces a negative level interrupt.

See Section 3.2.6 for more details about ATLAS's interrupts.

This field should be written to only when necessary. When written, **it** may glitch or pass through an intermediate value, even when rewriting the same value. All interrupts should be disabled when writing this bit.

abovelmeg Mapped ABOVE 1 MEG: Sampled on reset, this bit assumes the external strapping <12> R/(W) configuration value.

For test purposes, this bit can be modified by a write. To do this, the robitwren bit from the TEST register must be set to '1'. All interrupts should be disabled when writing this bit. Writes to this field are glitch-free.

Refer to Section 3.6.3 to determine the reset value of this bit.

- When abovelmeg is active (1):
 - decodeN<1> may be used to decode any address bits down to bit 20. It should be active when la<31:20> (or just la<23:20> on an ISA machine) decodes the MGA range.
 - \neg decodeN<0> should be tied to '0' in an ISA machine. In other systems, it should be active when la<3 1:24>=00h is decoded.
- . When abovelmeg is inactive (0):
 - decodeN<1> and decodeN<0> should be tied to '0'.

In the PCI configuration, this bit must be set to '0'.

Reserved Reserved: Writing has no effect. These bits return all zeroes when read. **<15:13>**

expdev EXPansion DEVice: This bit affects **EXPSL/**. On power up, software must read the external strapping value in the destination register, and set this bit properly.

This field is considered semi-static. It should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value. This field indicates the availability of external expansion devices:

Value	Value Meaning 0 No expansion device is available 1 Expansion device is accessible	
0		
1		

Refer to Section 3.6.3 to determine the reset value of this bit.

Reserved <23:17>	Reserved: Writing has no effect. These bits return all zeroes when read.			
mapsel <26:24> R/(W)	Sampled on reset, this field assumes the external strapping configuration value. The mapsel field determines the base of the MGA address map. For more details, see Chapter 4. Writes to this field are glitch-free.			
	For test purposes, mapsel<2:0> can be modified by a write. To do this, the robitwren bit from the TEST register must be set to '1'.			
	Refer to Section 3.6.3 to determine the reset value of these bits.			
	• MAPSEL1 should only be used if you boot in VGA mode			
	 MAPSELO can be used if you boot in VGA mode for system debugging. In this mode, MGA is not mapped. But you may still boot and configure your system using the VGA display. 			
	In the PCI configuration, these bits must be set to '010'.			
pci<27> R/(W)	PCI Bus Identification: Sampled on reset, this bit assumes the external strapping configuration value. It is used in conjunction with the isa field to determine the current host interface type.			
	To write this bit, the robitwren bit in the TEST register must be set to '1'. Writes to this field are glitch-free.			
	Refer to Section 3.6.3 to determine the reset value of this bit.			
isa<28> R/(W)	ISA Bus Identification: Sampled on reset, this bit assumes the external strapping configuration value. This bit is used in conjunction with the pci field to determine the current host interface type.			


isa	pci	Bus Type
0	0	Reserved
0	1	PCI Bus
1	0	ISA Bus
1	1	Reserved

To write this bit, the robitwren bit in the TEST register must be set to '1'. Writes to this field are glitch-free.

Refer to Section 3.6.3 to determine the reset value of this bit.

Reserved Reserved: Writing has no effect. These bits return all zeroes when read. **<31:29>**

Memory Address 1E54 Attributes R/w Reset value 0000 0000 0000 0000 0000 H000 0000 b



dmaMod<1:0>	DMA	PSEUDO DMA	DMA transfer mode description
00	Yes	Yes	DMA General Purpose Write
01	Yes	Yes	DMA BLIT Write
10	Yes	Yes	DMA Vector Write
11		Yes	DMA BLIT Read (IDUMP)

Writes to this field are glitch-free.

nowaitNO WAIT: This bit is used to select between: always adding waits (0); and only adding waits when necessary (1).

When '0' (the reset value), ATLAS will automatically generate wait states on all accesses to the board. Normally, this bit should be set to '1' by software so as not to unnecessarily deteriorate the performance.

This feature may be used to help prevent problems in AT clones and compatibles that have bus speeds above 8.33 Mhz. Software should provide a configuration mechanism so that the bit may remain inactive in problem systems. Writes to this field are glitch-free.

Automatic wait mechanism

Some devices decoded by ATLAS do not require any additional wait states. An automatic wait mechanism has been implemented in ATLAS for the case of devices that may not follow the speed of some rapid systems.

When the automatic wait is required (**nowait** = 'O'), the bus will be put into wait for an equivalent time of 100 ns to 125 ns when an access to some devices is decoded.

These devices are:

- . Drawing registers (read and write to offset range 1C00h 1DFFh)
- Host registers (read and write to offset range 1E00h 1EFFh)
- Pseudo-DMA window (read and write to offset range OOOOh -1BFFh, with vgaen = 0 and pseudodma = 1)
- VRAM direct write (write to offset range OOOOh -1BFFh, with vgaen = 0 and pseudodma = 0)

Note: Some devices do not use automatic wait because they're already using wait states in normal operation. These devices are:

- BIOS ROM
- VRAM direct read
- VGA frame buffer read and write
- External devices read and write, I/O or memory
- VGA register in the Power Graphic mode memory space (read and write to offset range 1F00h-1FFFh, with vgaen = 0)

Reserved Reserved: Writing has no effect. These bits return all zeroes when read. **<7:5>**

mouseen <8> R/W	MOUSE ENable: When set to '1', this bit enables mouse decode for the DUBIC chip. The mousemap field should be programmed at the same time as this field, so the appropriate map will be selected when the decode is enabled.
	This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value.
mousemap <9> R/W	MOUSE MAR: When mouseen is active ('1') and mousemap=O, the mouse port is decoded in I/O space at 23Ch-23Fh .

When **mouseen** is active and mousemap=1, the mouse port is decoded in I/O space at **238h-23Bh**.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value.

Reserved Reserved: Writing has no effect. These bits return all zeroes when read. **<10>**

vgabank0VGA BANK 0: Sampled on hard reset, this bit assumes the external strapping configuration value.

During hard reset, the control signal derived from this register bit is forced to guarantee the reset path to the VGA straps which come from the vd bus.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value. When fbm = 3, vbank0 should be set to 0 (Bank 2).

Value	Meaning
0	Boot in Bank 2
1	Boot in Bank 0

Refer to Section 3.6.3 to determine the reset value of this bit.

Reserved Reserved: Writing has no effect. These bits return all zeroes when read. **<15:12>**

rfhcnt <19:16>	ReFresH CouNTer: This field defines the rate of VRAM/DRAM refresh requests.
R/W	Program (round the fraction to the nearest integer):
	rfhcnt = RAM refresh period \cup S x clock-frequency Mhz / 64.
	For a typical 40Mhz system, a value of 9 is programmed in xfhcnt.
	rfhcnt = 15.625 US x 40 Mhz / 64.
	During the reset period, the refresh request is continuously forced to its inactive state so that no VRAM activities will occur. By maintaining the reset low for 200 US, a proper VRAM initialisation will occur (valid for power up or after a VRAM error).
	Writes to this field are glitch-free.
fbm <22:20> R/W	Frame Buffer Mode: This field specifies the mode used to draw in the frame buffer. The modes are used to generate all xRAM control strobes and addresses. For more information about frame buffer mode, refer to Section 3.2.1.
	Writes to this field are glitch-free.
Reserved <23>	Reserved: Writing has no effect. These bits return all zeroes when read.

hyperpg <25:24> R/W HYPER **PaGe**: On power up, software must read the external strapping value in the destination register (**DST1**), and set this bit accordingly.

hyperp	g<1:0>	
dmaMod<1:0>	Mnemonic	Operation
00	NOHYPER	NO HYPER-PAGE (default)
01	SELHYPER	HYPER-PAGE on 256K×8 SECTIONS (Bank = 2 , 3 , 4)
10	ALLHYPER A	LL HYPER-PAGE
11	-	Reserved

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value. Writing this field may cause spurious errors. It should only be written during the product configuration process.

These bits are read from VD<52:51> during reset. Software must read these bits from DST1<20:19> and load them here.

tram <26> Type of VRAM: The tram field is used by the CRTC for data transfer request generation.
 R/W Specifies the type of 256K×? VRAM used for Banks 2, 3, and 4 (note that all banks should have the same type of VRAM). On power up, software must read the external strapping value in the destination registers (DSTO, DST1), and set this bit accordingly.


This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value. Writing this field may cause spurious errors. It should only be written during the product configuration process.

Value	Meaning
0	256K x 16 (SAM = 256)
1	256K x 4 or 256K x 8 (SAM = 512)

Read from VD<54> during reset. Software must read this bit from DST1<22>, invert it, then load it here.

Reserved Reserved: Writing has no effect. These bits return all zeroes when read. **<31:27>**

Memory Address 1E5C (MEM) Attributes R/W - STATIC



crtcbpp <1:0>

CRTC Bits Per Pixel: Specifies the number of bits per pixel for the video. Writes to this field are glitch-free.

crtcbpp	Number of bits
00	8
01	16
10	32
11	Reserved

alw <2> Automatic Line Wrap: Specifies that the video is in automatic line wrap. If set to 0, the video is in non-automatic line wrap. If set to 1, the video is in automatic line wrap. Writes to this field are glitch-free.

interlace INTERLACE: Indicates interlace mode and pitch. Writes to this field are glitch-free. <4:3>

interlace<1:0>	Mode
00	Non interlaced
01	Interlace : pitch = 768 (768 and 640)
10	Interlace : pitch = 1024 (800 and 1024)
11	Interlace : pitch = 1280 (1280)

videodelay<10,9,5>VIDEO DELAY: Specifies the delay in the dtrequest module between the CRTC signals and the delayed signals sent to the VCTL. The delay must respect three constraints which are described at the end of Section 3.2.5.5. Writes to this field are glitch-free.

videodelay<2:0>	Delay
000	5 vidclk
001	11 vidclk
010	24 vidclk
011	28 vidclk
100	3 vidclk
101	4 vidclk
11x	Reserved

hrstenHoRizontal video ReSeT ENable: When set to 1, the horizontal counter of the CRTC canbe reset by the VIDRST pin.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value.

vrsten <7> Vertical video ReSeT ENable: When set to 1, the vertical counter of the CRTC can be reset by the VIDRST pin.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value.

vesafeat <8> Activates the extra memory page select bit. Used in VGA mode by the VESA driver to reduce the first memory access window from 64K to 32K.

This field should be written to only when necessary. When written, it may glitch or pass through an intermediate value, even when rewriting the same value.

vscale Video clock pre-SCALing:

<17:16>

These bits are used to specify a pre-scaling factor to the clock that is sent to the CRTC. Writes to this field are glitch-free.

nodubic	vgaen	vscale	Clock divide ration
0	X	XX	1 (bypass)
1	0	00	1 (bypass)
		01	2
		10	4
		11	8
	1	XX	1 (bypass)

syncdel SYNC DELay: These bits specify the delay that is to be added to the horizontal and vertical sync. The syncdel field has no effect when a DUBIC chip is present, since HSYNC/ and VSYNC/ are not generated by ATLAS. Writes to this field are glitch-free.


vgaen	syncdel Delay added to HSYNC / and VSYNC /								
0	X	1 (bypass)							
1	0	1 (bypass)							
		2							
		4							
	_	8							
	1	1 (bypass)							

Reserved Reserved: Writing has no effect. These bits return all zeroes when read. <31:20, 15: 11>

Memory	Address	S Mono	0 1 FB 4	Color	1FD4	V	D Ado	lress	Mono	3B4 Color 3D4		
			CRT	C reg	ister i	index	addr	ess 7	/:0	1		
		7	6	5	4	3	2		10			
D7-D0	CRTC These	-				register	r is to	be acc	cessed.	-		
lorizontal	Total									(CRT Contro		sters
Memory	Address	6 Mond) 1FB5	Color	1FD5	V	D Add	dress	Mono	3B5 Color 3D5	Index	00
				Н	orizor	ntal to	otal 7	' :0		~		
		7	6	5	4	3	2		10			
D7-D0	interva	bits de 1 inclu	fine th ding re	etrace	time.	The h	orizon	al peri	iod is	five, in the horizo T _H = (R0+5) x To input character cl	C; where RC) is
Horizonta	l Display	Enab	le En	d						(CRT Contro	oller Regi	sters
Memory	Address	S Mond	1FB5	Color	1FD5	V	D Ado	dress	Monc	3B5 Color 3D5	Index	01
-			Hor	izonta	al disp	olayed	d cha	racter	rs 7:0	1		
		[
-		7	6	5	4	3	2	1	0			

character clock, and providing R1 is less than RO.

Memory Address Mono 1FB5 Color 1FD5 VO Address Mono 3B5 Color 3D5 Index 02




D7-D0 Horizontal Blank Start Position The value of this register determines when the horizontal component of the blanking signal becomes active. This component goes high at time (R2+1) x T_C after the start of a horizontal cycle; where R2 is the contents of this register, T_C is the period of the input character clock, and providing R2 is less than RO.

(CRT Controller Registers)

Horizontal Blanking End

Memory Address Mono 1FB5 Color 1FD5I/O Address Mono 3B5 Color 3D5Index0 3



D6-D5 Horizontal Skew Bits 1 And 0 These bits determine the skew of the display enable signal as follows:

D6 I	05 Dis	able Enable Skew
0	0	Display enable is not delayed
0	1	Display enable delayed by one character clock
1	0	Display enable delayed by two character clocks
1	1	Display enable delayed by three character clocks

D4-D0 Horizontal Blank End Position Bits 4 To 0 These five bits are the least significant bits of a six-bit total which determines the length of the active horizontal blanking signal. The sixth bit is located at D7 of the horizontal retrace end (Index 05h) register. Horizontal blank end occurs at (using 8-bit math) R2+{ [(Horizontal blank end value AND 3Fh)- (R2 AND 3Fh)] AND 7Fh}.

Matrox Confidential

Memory Address Mono 1FB5 Color 1FD5 VO Address Mono 3B5 Color 3D5 Index 04

Horizontal retrace start pos.


1	1	1					
7	6	5	4	3	2	1	0

D7-D0 Horizontal Retrace Start Position Bits


The value of these bits determines when the horizontal retrace will start.

Horizontal Retrace End

(CRT Controller Registers)



AND 3Fh}



7 6 5 4 3 2 1	0
---------------------------------------	---


D7-D0 Vertical Total Bits 7 To 0 These are the low-order eight-bits of the ten-bit vertical total. Bits eight and nine are located in the ovefflow register (Index 07h). Vertical total = Vertical total value+2.

(CRT Controller Registers)

Overflow

Memory A	Address Mono 1FB5 Color 1FD5 VO Address Mono 3B5 Color 3D5 Index 0 7
	 Vert. retrace start bit 9 Vert. display Vert. display Vert. display Vert. blanking Vert. blanking vert. retrace start bit 8 Vert. display end bit 8 Vert. display Vert. total bit 8
	7 6 5 4 3 2 1 0
D7	Vertical Retrace Start Bit 9: This is bit nine, the MSB of the vertical retrace start register (Index 10h). This bit is reserved in EGA mode.
D6	Vertical Display End Bit 9: This is bit nine, the MSB of the vertical display enable end register (Index 12h). This bit is reserved in EGA mode.
D5	Vertical Total Bit 9: This is bit nine, the MSB of the vertical total register (Index 06h). This bit is reserved in EGA mode.
D4	Line Compare Bit 8: This is bit eight of the line compare register (Index 18h).
D3	Vertical Blanking Start Bit 8: This is bit eight of the vertical blanking start register (Index 15h).
D2	Vertical Retrace Start Bit 8: This is bit eight of the vertical retrace start register (Index 10h).
D1	Vertical Display End Bit 8: This is bit eight of the vertical display enable end register (Index 12h).
DO	Vertical Total Bit 8: This is bit eight of the vertical total register (Index 06h).

Memory Address Mono 1FB5 Color 1FD5 VO Address Mono 3B5 Color 3D5 Index 02




D6-D5 Byte Pan Bits 1 And 0 These bits control the byte panning in modes programmed as multiple shift modes.


D4-D0 Preset Row Scan Bits 4 To 0 The value of these bits is the first row value at the start of a vertical period.

Maximum Scan Line

(CRT Controller Registers)

VO Address Mono 3B5 Color 3D5 Index 09 Memory Address Mono 1FB5 Color 1FD5 σ Line doubling enable compare blank 9 ine Vert. star Max. scan line 4:0 1 1 Г 7 6 5 3 2 4 10 D7 Line Doubling Enable: This bit is reserved in EGA mode. . 0: Disables double scan. ■ 1: Enables double scan. D6 Line Compare Bit 9 This is bit nine, the MSB of the line compare register (Index 18h). This bit is reserved in EGA mode. **D5** Vertical Blanking Start Bit 9 This is bit nine, the MSB of the vertical blanking start register (Index 15h). This bit is reserved in EGA mode. Maximum Scan Line Bits 4 To 0 D4-D0 These bits specify the number of scan lines in a character row.





D6-D5

Cursor Skew Bits 1 And 0


These bits determine the skew of the cursor signal as follows:

D6 I	ρ5 Cι	rsor Skew
0	0	Cursor signal is not delayed
0		Cursor signal delayed by one character clock
1		Cursor signal delayed by two character clocks
1	1	Cursor signal delayed by three character clocks


D4-D0 Cursor End Row Scan Bits 4 To 0

These bits specify the row scan of a character line where the cursor is to end.

(CRT Controller Registers)




D7-D0 Cursor Address Bits 15 To 8 These are the eight MSB's of the 16-bit address of the cursor location in memory.



These are the eight LSB's of the vertical retrace start position, and is programmed in horizontal scan lines. Bits eight and nine are in the overflow register (Index 07h).

Memory Address Mono 1FB5 Color 1FD5 I/O Address Mono 3B5 Color 3D5 Index 11




D7	Register 7-O Protect. This bit is reserved in EGA mode.								
	. 0: Enables the writing of data to CRTC registers 7 To 0.								
	. 1: Disables the writing of data to CRTC registers 7 To 0.								
D6	Select 5 Refresh Cycles. This bit is reserved in EGA mode.								
	. 0: Allows three dynamic RAM refresh cycles per horizontal line.								
	. 1: Allows five dynamic RAM refresh cycles to be generated in every horizontal line.								
D5	Enable Vertical Interrupt D5=0 enables the vertical retrace interrupt.								
D4	Clear Vertical Interrupt D4=0 clears the vertical retrace interrupt. After being cleared this bit must be set to 1 so that interrupts are not held inactive.								
D3-D0	Vertical Retrace End Position Bits 3 To 0 These bits determine the length of the vertical retrace signal. Since this value is only four bits in length, The maximum length of the vertical retrace signal is 15 clock periods.								

Vertical Display Enable End

(CRT Controller Registers)


Memory Address Mono 1FB5 Color 1FD5I/O Address Mono 3B5 Color 3D5Index12

Vertical displayed lines 7:0



D7-D0 Vertical Displayed Lines Bits 7 To 0 These are the least significant eight bits of the ten-bit value which defines the vertical display enable end position. The value of these ten bits is the total number of lines to be displayed minus one.

Memory Address Mono 1FB5 Color 1FD5I/O Address Mono 3B5 Color 3D5Index 1 3



D7-D0 Line Address Offset Double Words These bits are the value used to offset the memory address counter to the begining of the next displayed character line. This value is the number of double words (or single words) in one character line.

(CRT Contr	oller Re	giste	rs)									U	Inder	line Lo	oca	atior	<u>۱</u>
Memory A	ddress	Mono	1FB5	Color I	IFD5	VO Address Mono 3B5 Color 3D5				95	Index	(14	_			
		Reserved	Double word sel.	- Count by 4	Un	derline	row	scan	4:0	1							
		7	6	5	4	3		2	10								
D6	Double	Word	Selec	t. This	bit is	reserve	ed in	EGA	mode								
	• 0: Ca	0: Causes the memory addresses to be single word addresses.															
	. 1: Ca	uses tl	he me	mory a	addres	ses to b	e do	uble v	vord a	addre	esses	•					
D5	Count By four. This bit is reserved in EGA mode.																
	■ 0: Ca	uses t	he me	mory a	addres	s count	er to	be clo	ocked	with	the	chara	acter of	clock.			
				•										clock div t has no			
D4-D0	Underli These b occurs.						can o	f a ch	aracte	r rov	w on	ı whic	ch an	underlin	e		

Memory Address Mono 1FB5 Color 1FD5 VO Address Mono 3B5 Color 3D5 Index 15

Vertical blank start pos. 7: 0

7 6 5 4 3 2 1 0								
	7	6	5	4	3	2	1	0

D7-D0 Vertical Blanking Start Position Bits 7 To 0 These are the least significant eight bits of the ten-bit start vertical blanking value. Bits eight and nine are found in the overflow register (Index 07h) and the maximum scan line register (Index 09h). The value of these ten bits is one less than the horizontal scan line count at which the vertical blanking signal becomes active.

Vertical Blanking End

(CRT Controller Registers)

Memory Address Mono 1FB5 Color 1FD5I/O Address Mono 3B5 Color 3D5Index1

Vertical blanking end position 7:0

1							
7	6	5	4	3	2	1	0


Reserved (EGA)

D7-D0 Vertical Blanking End Position Bits 7 To 0 The value of these bits specify the horizontal scan co

The value of these bits specify the horizontal scan count when the vertical blanking signal becomes inactive. This value is in horizontal scan lines.

Mode Control

Memory Address Mono 1FB5 Color 1FD5VO Address Mono 3B5 Color 3D5Index 1 7



CRTC Reset

D7

- 0: Clears both the horizontal and vertical retrace.
- 1: Enables both the horizontal and vertical retrace.

D6 Byte/Word Mode Select

- 0: Selects word mode. The memory address counter bits are shifted left before being applied to the video memory. Address bit 0 is replaced with either bit 15 or bit 13 of the memory address counter, as selected by the MA 15/MA13 select bit
- . 1: Selects the byte mode. The memory address counter bits are applied directly to the video memory.

D5 MA 15/MA13 Select

- . 0: Selects memory address counter bit 13 to be used as memory address bit 0 in word mode. In byte mode, memory address counter bit 0 is used for memory address bit 0.
- . 1: Selects memory address counter bit 15 to be used as memory address bit 0 in word mode. In byte mode, memory address counter bit 0 is used for memory address bit 0.

D3 Count By Two

- . 0: Causes the memory address counter to be clocked by the character clock.
- . 1: Causes the memory address counter to be clocked by every second character clock.
- D2 Horizontal Retrace Divide Select
 - . 0: Causes the vertical timing counter to be clocked on every horizontal retrace. The maximum number of horizontal scan lines is 1024.
 - . 1: Causes the vertical timing counter to be clocked by every second horizontal retrace. The maximum number of horizontal scan lines is 2048.

Dl	MA14/Row Scan Select This bit is used to select the internal signal used for memory address 14.					
	. 0: Causes the row scan counter bit 1 to be used as memory address bit 14 during CRTC reads from display memory.					
	 1: Causes memory address bit 14 to be used as memory address bit 14 during CRTC reads from display memory. 					
DO	Compatability Mode Select This bit is used for compatibility with IBM CGA.					
	• 0: Causes the row scan address bit 0 to be used as memory address bit 13 during CRTC reads from display memory.					
	. 1: Causes memory address counter bit 13 to be used as memory address bit 13 during CRTC reads from display memory.					

Line Compare

(CRT Controller Registers)


Memory Address Mono 1FB5 Color 1FD5 **I/O Address** Mono 3B5 Color 3D5 Index 1 8

Line Compare 7:0									
7	6	5	4	3	2	1	0		

D7-D0 Line Compare Bits 7 To 0

These are the eight least significant bits of the ten-bit line compare value. When the number of displayed lines reaches this value, the display memory address is reset following two horizontal lines. Bit eight and bit nine are in the overflow register (Index 07h) and the maximum scan line register (Index 09h).

Memory Address Mono 1FB5 Color 1FD5I/O Address Mono 3B5 Color 3D5Index2




D7-D0 CPU Data Bits 7 To 0
 This register reads one of four 8-bit registers of the graphics controller CPU data latch. These latches are loaded when the CPU reads from display memory. Bits 1 and 0 of graphics controller register Index O4h (read plane select) determine which of the four latches (planes O-3) is read. This register contains color compare data in mode 1.

(CRT Controller Register)

Attributes Address/Data Select

Memory Address Mono 1FB5 Color 1FD5 **I/O** Address Mono 3B5 Color 3D5 Index 2 4

Attributes address/data select




D7 Attributes Address/Data Select:

. 0: Indicates the attributes controller is prepared to accept an address value.

• 1: Indicates the attributes controller is prepared to accept a data value.

A read from port **1FBA/1FDAh** resets D7. Each data write to the attributes controller will toggle this bit.

Memory Address Mono 1FB5 Color 1FD5 VO Address Mono 3B5 Color 3D5 Index 26



D5 Palette Enable

D4-D0 Attributes Address Bits 4 To 0: These bits return the value of the attributes controller address register.

Graphics Controller CPU Data Latch, Map 0 (CRT Controller Registers)

Memory Address Mono 1FB5 Color 1FD5 VO Address Mono 3B5 Color 3D5 Index E O

CPU data 7:0

7 6 5 4 3 2	10


D7-D0 CPU Data Bits 7 To 0 This register contains the data which is to be written to, or has been read from the 8-bit

register for plane 0 of the graphics controller CPU data latch.

After this register is accessed, the index will automatically increment to El.

Graphics Controller CPU Data Latch, Maj	p 1 (CRT Contro	(CRT Controller Registers)				
Memory Address Mono 1FB5 Color 1FD5	I/O Address Mono 3B5 Color 3D5	Index	E 1			
Срц	data 7:0					

CPU data 7:0




D7-D0 CPU Data Bits 7 To 0 This register contains the data which is to be written to, or has been read from the 8-bit register for plane 1 of the graphics controller CPU data latch.

After this register is accessed, the index will automatically increment to E2.

E 2

Memory Address Mono 1FB5 Color 1FD5 **I/O** Address Mono 3B5 Color 3D5 Index



D7-D0 CPU Data Bits 7 To 0

This register contains the data which is to be written to, or has been read from the 8-bit register for plane 2 of the graphics controller CPU data latch.

After this register is accessed, the index will automatically increment to E3.

(CRT Controller Registers)

Graphics Controller CPU Data Latch, Map 3

Memory Address Mono 1FB5 Color 1FD5 VO Address Mono 3B5 Color 3D5 Index E 3

CPU data 7:0

7	6	5	4	3	2	10

D7-D0 CPU Data Bits 7 To 0

This register contains the data which is to be written to, or has been read from the 8-bit register for plane 3 of the graphics controller CPU data latch.

After this register is accessed, the index will automatically increment to EO.


Memorv Address 1FB8

VO Address 3B8

	1 Display page 1 1 Display page 1 1 Feserved 1 2 1 Reserved 2 1 Reserved 3 5 1 4 1 Reserved 6 1 Display enable 1 1 Reserved 1 1 Reserved
D7	Display Page 1
	. 0: Causes memory page 0 (B0000-B7FFFh) to be displayed.
	I: Causes memory page 1 (B8000-BFFFFh) to be displayed. Bit D1 of the configuration register (3BFh) must be high before this bit can be set.
D5	Text Blink Enable
	. 0: Causes attribute bit 7 to be used for background intensity in text mode.
	 1: Causes all characters with attribute bit 7 high to blink and all characters to have low background intensity.
D3	Display Enable
	• 0: Blanks the display.
	. 1: Enables the display. Bit D5 of auxiliary register 2 (emulation control) must be 1 before the display can be blanked.
D1	Graphics Mode Select
	• 0: Selects text mode.
	 1: Selects graphics mode. This bit can be set only if DO of the configuration register (3BFh) is 1.

Memory Address 1FB9


VO Address 3B9



When this port is read **from** or written to the light pen latch is set.

(Hercules Registers)

Light Pen Clear




When this port is read from or written to the light pen latch is cleared.

D1

Memory Address 1FBF

VO Address 3BF



Enable Page 1

- 0: Prevents D7 of the mode control register (3B8h) from being set.
- . 1: Allows D7 of **3B8h** to be set. The logical AND of this bit and data bus D7 is applied to the bit 7 latch of the mode control port.

D1=0 causes the display memory to appear in the BOOOO-B7FFFh CPU address range. In text mode, the memory is actually only 4K in size and is repeated (B 1000-B 1 FFFh, B2000-B2FFFh, etc. are the same memory as B0000-B0FFFh).D1=1 allows 64K of unique memory to be accessed in the B0000-BFFFFh range.

When in graphics mode, 64K of unique memory is always available. The CPU can access the upper 32K (B8000-BFFFFh) only when D1=1.

DO Enable Graphics Mode

. 0: Prevents D1 of 3B8h from being set.

• 1: Allows D1 of the mode control register (3B8h) to be set.

The logical AND of this bit and data bus **D1** is applied to the bit 1 latch of the mode control port.

Palette

Memory Address 1FC0



Rese	erved	Palette enable	[. cont index		
7	6	5	4	3	2	1	0

A read from port **3BA/3DAh** resets this port to the attributes address register. The first read or write to this register after a **3BA/3DAh** reset accesses the attributes index, the next read or write accesses the palette. Subsequent reads or writes to this register toggle between index and palette.

D5 Palette Enable

- 0: Enables the loading of the palette registers. The display is forced to the **overscan** color.
- . 1: Enables the application of video pixel data to the color palette address inputs.
- **D4-D0** Attributes Controller Register Index Address Bits 4 To 0 Bits **D4-D0** of this register select which attributes register is to be accessed at 03Clh.

(Attributes Controller Registers)

Memory Addres	SS Read 1FC1 Write 1FC0					I/O Address Read 3C1 Write 3C0					00-OF
	Rese	erved	2nd Red (PD5)	- 2nd Green (PD4)	- 2nd Blue (PD3)	Red (PD2)	Green (PD1)	- Blue (PD0)			
	7	6	5	4	3	2		10			

There are 16 palette registers. Each of these registers corresponds to one possible combination of the four video plane inputs to the attributes controller system.

Bits D5-D0 allow a dynamic mapping of text attribute or graphic color input value for the displayed color. The value of these six bits determine the color to be displayed.

Memory Address Read 1FC1 Write 1FC0

VO Address Read 3C1 write 3C0 Index 10

	 PD5/4 sel. PEL width PEL panning compatibility Reserved Blink/intensity sel. Line graphics enable Line graphics enable Graphics mode sel. 							
	7 6 5 4 3 2 1 0 Reserved (EGA)							
D7	PD5/4 Select . 0: Enables PD5 and PD4 to become the outputs of the palette registers.							
D6	 . 1: Causes PD5 and PD4 to be used as bits 0 and 1 of the color select register. PEL Width . 1: Causes the video pipeline to be sampled such that eight bits are available for color selection in the 256-color mode. 							
	• 0: This bit should be 0 in all other modes.							
D5	PEL Panning Compatibility							
	 0: Has no effect on the output of the PEL panning register. 1: Causes a successful line compare in the CRT controller to force the output of the of the horizontal panning register to 0 until "+VSYNC" becomes active. The output then returns to its programmed value. This bit allows the panning of only the top portion of the display. 							
D3	Blink/Intensity Select							
	. 0: Selects the use of bit D7 of the character attribute to be used for the background intensity.							
	 1: Selects the use of bit D7 of the character attribute to be used for blink. This bit is also 1 to enable blinking in graphics modes. 							
D2	Line Graphics Enable							
	. 0: Causes the ninth horizontal bit position of a displayed character cell to be the same color as the background.							
	• 1: Causes the ninth horizontal bit position of a displayed character cell to be the same as the eighth bit position if the character code being displayed is between 0C0h and 0DFh.							

(Attributes Controller Re	egisters)
---------------------------	-----------

(Attributes	Controller Registers)	Overscan Color
	• 1. Selects the graphics mode.	
	1: Selects the graphics mode.	
	. 0: Selects the alphanumeric mode.	
DO	Graphics Mode Select	
	 1: Selects monochrome display attributes. 	
	. 0: Selects color display attributes.	
D1	Monochrome/Color Select	

Memory Address	Read 1FC1 Write 1FC0				V	D Ad	3C1 Write 3C0	Index	11		
			Ov	versca	n PD	7:0			т		
	7	6	5	4	3	2	1	0			
	Rese	wed (EGA)					•	-		

D7-D0 Overscan PD7 To PDO: These eight bits determine the border color of the CRT display.

Memory Address Read 1FC1 Write 1FC0 **I/O Address** Read 3C1 Write 3C0 Index 12

Res	Diagnostic Reserved select 1 :0 Enable plane 3:0								
	I I								
7	6	5	4	3	2	1	0		

D5-D4 Diagnostic Select Bits 1 And 0

These bits select two of eight color outputs for the status port (see ports **3BAh**, 3DAh bits D4 and **D5**) as follows:

Diagnos	tic Select	Status Port				
D5	D4	D5	D4			
0	0	PD2	PD0			
0	1	PD5	PD4			
1	0	PD3	PD1			
1	1	PD7	PD6			

D3-D0 Enable Planes 3 To 0

- . 0: Disables the corresponding memory plane.
- 1: Enables the corresponding memory plane.

Horizontal Panning

(Attributes Controller Registers)

Memory Address Read 1FC1 Write 1FC0I/O Address Read 3C1 Write 3C0Index13

٢		Rese	erved]	Horiz. pan count 3:0			
	7	6	5	4	:	8	2	10

D3-D0 Horizontal Pan Count Bits 3 To 0

These bits are used for horizontal panning. In **8-PELs-per-character** modes, this register is normally programmed with the value 0. The displayed image is shifted left by the number of pixels specified using this register. The maximum allowed is seven. In

9-PELs-per-character modes this register is normally programmed with the value of eight. Programming the values zero to seven will shift the display increasingly to the left.

Memory Address	Memory Address Read 1FC1 Write 1FC0						I/O Address Read 3C1 Write 3C0				14
	Reserved				Col	or sel	ect 7 :	4			
]		
	7	6	5	4	3	2	1	0			
				-	Res	served	(EGA	۹)			

D3-D2 Color Select Bits 7 And 6 These bits are the two most significant bits of the eight-bit color value in all modes except 256-color graphics.


D1-D0 Color Select Bits 5 And 4 These bits can be used in place of the PD5 and PD4 outputs from the palette registers to form the eight-bit color value.

Miscellaneous Output

Memory /	Address Read 1FCC Write 1FC2 Write EGA 1FC3 VO Address Read 3CC Write 3C2 Write EGA 3C3
	 Vert. retrace polarity - Vert. retrace polarity - Horiz. retrace polarity - Horiz. retrace polarity - Odd/even page - Video disable - Video AM enable - Video RAM enable - Video RAM enable
D7	Vertical Retrace Polarity Select
	. 0: Selects positive vertical retrace.
	1: Selects negative vertical retrace.
D6	Horizontal Retrace Polarity Select
	• 0: Selects positive horizontal retrace.
	 1: Selects negative horizontal retrace.
D5	Odd/Even Page Select This bit selects between two 64K pages of memory when in the Odd/Even mode.
	• 0: Selects the low page of RAM.
	. 1: Selects the high page of RAM.
D4	Video Disable (EGA mode only)
	• 0: Activates internal video drivers.
	 1: Deactivates the internal video drivers.
D3-D2	Clock Select Bits 1 And 0 Bits D3 and D2 select the clock source as dictated by Auxiliary register 01, D6. See Auxiliary register 01, D6 for further details.
D1	Video RAM Enable
	. 0: Disables the video RAM.
	• 1: Enables the video RAM at the address set by the Graphics Controller Miscellaneous register, Index 6, bits D2 and D3.
DO	I/O Address 3DX/3BXh Select
	. 0: Sets the CRT controller address to 3BXh and the input status register 1 address to 3BAh for monochrome adapter emulation. The second video RAM window, when enabled, is accessable from B0000h to B7FFFh.
	• 1: Sets the CRT controller address to 3DXh and the input status register 1 address to 3DAh for CGA emulation. The second video RAM window, when enabled, is

accessable from B8000h to BFFFFh.

(VGA/EGA/Misc Registers)



- **D7=1** signifies that a CRTC interrupt is pending. The interrupt is cleared when this bit is set to 0.
- **D6-D5** Feature Input 1 And 0 These bits are always read as "11".
- D4 Monitor Sense 0 (Switch Sense in EGA mode) In VGA mode, D4 is always read as 1. In EGA mode, the value read depends on bits D3:D2 of the Misc. Output register.

D3:D2	D4
00	1
01	0
10	0
11	1

Memory Address 1FC4

VO Address 3C4

R	eserv	ed		Seq Ir	uence Idex A	r Regis ddress	ster
7	6	5	4	3	2	1	0

D4-D0 Sequencer Register Index Address Bits 4 to 0 The index specified by these address bits indicate the location of the register to which data is being written to or read from.

Reset									(Sequencer Registers)	
Memory Address 1FC5						VO Address 3C5			3C5	Index 00
				Reserv	red]	- S Reset	– A Reset	
		7	6	5	4	3	2		10	
DI	• 0: are		and st d in th	ops the	-					ry cycle, and the memory buses set to 0 before changing any of
				DO and D2 and		FC5h In C2h	dex 01			
				DO, D 1	l and D	5 of 1FD	Fh Inde	x 01		

- D3 and D6 of **1FDFh** Index 2

DO Asynchronous Reset

• 0: Clears and stops the sequencer at the end of a memory cycle and the DIP switch latch becomes transparent. Resetting the sequencer with this bit can cause the loss of data.

Clocking Mode

Memory A	Address 1FC5 I/O Address 3C5 Index 0 1
	A F F F 0 1 9/8 Dot 1 9/8 Dot
D5	Screen Off
	• 0: Normal video operation.
	. 1: Turns off the video and maximum memory bandwidth is assigned to the system. The display is blanked and all sync pulses are maintained
D4	Shift 4
	• 0: Causes the graphics controller shift registers to be reloaded every character clock.
	 1: Causes the graphics controller shift registers to be reloaded on every fourth character clock. This is used for 32-bit fetches.
D3	Dot Clock Rate
	• 0: Causes the dot clock rate to be the same as the sequencer clock rate.
	• 1: Causes the dot clock rate to be slowed to one-half of the sequencer clock rate. The character clock and shift/load signals are also slowed to half their normal speed.
D2	Shift/Load Rate
	• 0: Causes the graphics controller shift registers to be reloaded every character clock.
	• 1: Causes the graphics controller shift registers to be reloaded every other character clock. This is used for word fetches.
Dl	Band Width (EGA mode only)
	• 0: Causes CRT memory cycles to occur in four of every five sequencer memory cycles.
	• 1: Causes CRT memory cycles to occur in two of every five sequencer memory cycles.
DO	9/8 Dot Mode
	• 0: Causes the sequencer to generate a 9 dot character clock.
	• 1: Causes the sequencer to generate an 8 dot character clock.

Memory Address 1FC5

VO Address 3C5

Index 02

	Rese	erved		Plar	ne wri	te ena	able
7	6	5	4	3	2	1	0


D3-D0 Plane **3**, **2**, 1 And 0 Write Enable

A 1 in any bit location will enable system writes to the corresponding video memory plane. Simultaneous writes occur when more than one bit is 1.


Character Map Select

(Sequencer Registers)

Memory Address 1FC5



Index 03



D5, D3-D2 Map A Select Bits 2, 1 And 0: These bits are used for alpha character generation, when character attribute bit D3 is 1, according to the following table:

D5	D3	D2	Map Selected	Map Location
0	0	0	0	1 st 8KB of Plane 2
0	0	1	1	3 rd 8KB of Plane 2
0	1	0	2	5 th 8KB of Plane 2
0	1	1	3	7 th 8KB of Plane 2
1	0	0	4	2 nd 8KB of Plane 2
1	0	1	5	4 th 8KB of Plane 2
1	1	0	6	6 th 8KB of Plane 2
1	1	1	7	8 th 8KB of Plane 2

(Sequencer Registers)

D4, DI-DO Map B Select Bits 2, 1 And 0

These bits	are use	d for	alpha	character	generation,	when	character	attribute	bit D3 i	s 0,
according	to the f	ollow	ing ta	ble:						

D4	Dl	DO	Map Selected	Map Location
0	0	0	0	1 st 8KB of Plane 2
0	0	1	1	3 rd 8KB of Plane 2
0	1	0	2	5 th 8KB of Plane 2
0	1	1	. 3	7 th 8KB of Plane 2
1	0	0	4	2 nd 8KB of Plane 2
1	0	1	5	4 th 8KB of Plane 2
1	1	' 0	6	6 th 8KB of Plane 2
1	1		7	8 th 8KB of Plane 2

(Sequencer Registers)

Memory Mode Memory Address 1FC5 VO Address 3C5 Index 04 select memory size mode EGA) EGA) Odd/even Chain 4 -PHA 256K Reserved 1 3 7 5 0 6 4 2 1 Reserved in EGA Reserved in VGA

Chain 4

D3


- 0: Causes the system to access the data sequentially within a memory plane.
- . 1: Causes the two low-order bits A0 and Al to select the memory plane to be accessed by the system as follows:

Al	A0 1	Aap Selected
0	0	0
0	1	1
1	0	2
1	1	3

D2	Odd/Even Mode								
	. 0: Enables the system to write to planes 0 and 2 only at even addresses and planes 1 and 3 at odd addresses.								
	. 1: Enables the system to write to any plane which is enabled by the plane mask register.								
DI	256K Memory Size (EGA mode only)								
	. 0 when 256K of memory is not installed. Address bits 14 and 15 are forced to 0.								
	• 1 when 256K of memory is installed. D1 should always be 1 for this multi-function video controller.								
DO	Alpha Mode Select (EGA mode only)								
	 0: Causes the graphics mode to be active. Address bits 13, 14 and 15 of the B video memory planes will be the same as those of the A video memory planes. 								
	. 1: Causes the alphanumeric mode to be active. This causes address bits 13, 14 an 15 of the B video memory planes to be selected from the character map select register.								

DAC Status

(VGA/Miscellaneous)




Dl	DO	Most Recent Cycle
0	0	Write palette cycle
1	1	Read palette cycle

Reads from the DAC Write (**3C8**) or DAC Status registers do not interfere with read or write cycles, and may take place at any time.

Memory Address 1FCE

VO Address 3CE



D3-D0 Graphics Controller Register Index Address Bits 3 to 0 These bits select which register is to be accessed at port 3CFh.

(Graphics	Control	ler Re	gister	s)						Set/F	Rese
Memory	Addres	s 1FCF	7			I/O A	ddress	S 3CF		Index	00
		[Reser	rved	<u></u>	Set/res	et plan	es 3:0			
		7	6	5	4	83	2	10			
D3-D0		-	ine 3 to		ragatio	f byta y	aluos ir	the fou	video planes:		

These bits allow the set or reset of byte values in the four video planes:

. 1: Sets the byte


. 0: Resets the byte.

This register is active when the graphics controller is in write mode 0 and enable set/reset is activated.

Memory Address 1FCF

I/O Address	3CF
-------------	-----






D3-D0 Enable Set/Reset Plane 3 to 0 These bits control the activation of the set/reset register. Setting any bit to 1 enables the corresponding bit in the set/reset register. Writing a 0 will disable the corresponding set/reset bit.

Color Compare

(Graphics Controller Registers)



D3-D0 Reference Color

These bits represent a 4-bit color value for reference by read mode (bit D3, Index 05h, mode control register). In this mode, when the system reads from display memory, the data byte returned will have a 1 in each bit position where the data in the four memory planes matches the value in the color compare register. Only the planes enabled by the color don't care register will be tested.

Memory Address 1FCF

VO Address 3CF



Index 03

Function
select 1:0Data rotate
count 2:076543210

D4-D3 Function Select Bits 1 and 0 These two bits are used to select hardware logic functions to be performed between the video memory data latches and any data. Selected by the mode control register bits DO

and D1.

D4 I)3 Fu	nction
0	0 D	ata unmodified
0	1	Logical AND with latched data
1	0	Logical OR with latched data
1	1	Logical XOR with latched data

D2-D0 Data Rotate Count Bits 2 to 0 These bits produce a 3-bit binary value which specifies the number of bit positions to rotate the system data on writes to video memory in write mode 0.

(Graphics Controller Registers)

Read Plane Select

Memory Addres	s 1FCF	7	VO Address 3CF							
	[Rese	erved						
	7	6	5	4	3	2	10			

D1-D0 Read Plane Select

This register is used to select the video memory plane to be read by the system. This register will select planes 3 to 0, as programmed in binary, for read operation.

Memorv Address 1FCF


VO Address 3CF

Index 0 5

		 <i>L</i> Reserved 256 color mode 	 P Concernent in EGA) C (Reserved in EGA) C Shift register interleave mode 	1	- Head mode sel. - Reserved		mode lect		
D6	256-Colo	or Mod	le (VGA 1	node onl	y)			-	
	• 0: Allo	ws the	e loading o	of the shi	ft regist	ers to b	e cont	rolled by bit D5.	
	. 1: Caus mode	ses the	shift regis	sters to b	e loade	d in a r	nanner	which supports the 256-	color
D5	Shift Re	gister 1	Interleave	Mode					
	odd nu	imbered	-	n both pl	lanes in	the odd	l numb	er to format the serial dat bered planes and the even and planes.	
D4	Odd/Eve	n Mod	le Select						
	■ 0: Mak	tes the	read plan	e select 1	register	control	which	plane the system reads d	lata from.
		•	stem addre to determi		-			ne read plane select regist n.	er, thus
D3	Read M	ode Se	elect						
	■ 0: Cau	ses the	e system to	o read da	ta from	the act	ive vid	leo memory plane.	
	■ 1: Ena	bles th	e color co	ompare re	egister.				
D2	Reserved	•							
D1-D0	Write M These tw		elect select the	write mo	ode as f	ollows:			
	Dl	DO	Write Mod	de					
	0	0		-				re enabled in this mode.	
	0	1	The active 32-bit syst			ane(s) are	e writte	n with the contents of the	
	1	0	In this mo	de the bit	position	correspo it write	onding t to that y	to the video plane address video plane.	
	1	1	register fo mask regis	r that plar ster to giv	ne. Rotate e an 8-bi	ed syster t value v	n data i which p	uned in the set/reset s ANDed with the bit erforms the same function 2. In EGA this mode is	

as the bit mask register does in modes 0 and 2. In EGA this mode is

the same as mode 1



D3-D2 Memory Map Select Bits 1 and 0 These bits select where the video memory is mapped as follows:

D3	D2	Address
0	0	A0000 - BFFFFh
0	1	A0000 - AFFFFh ⁽¹⁾
1	0	BOOOO-B7FFFh
1	1	B8000 - BFFFFh

⁽¹⁾ Second video RAM window, when enabled, will occupy either **B0000h** to **B7FFFh** or **B8000h** to BFFFFh. See auxiliary register **0Ch**.

D1 Odd/Even Chain Enable

- 0: Causes A0 of the memory address bus to be used during system memory addressing.
- . 1: Allows **A0** to be replaced by either Al 6 of the system address (if bits D3 and D2 are 0), or the odd/even page select bit from the miscellaneous output register.
- DO Graphics Mode Select
 - 0: Enables alpha mode and the character generator addressing system is activated.
 - . 1: Enables graphics mode and the character addressing system is not used.

(Graphics Controller Registers)

Memory Addres		VO Address 3 CF							VO Address 3CF			
	Reserved				Enable plane test 3:0							
	7	6	5	4	3	2	1	0				
	•				to 1	the as	sociated	plane				

Bit Mask

(Graphics Controller Registers)

Memory Address 1FCF						V) Add	Iress	Index	(
				Da	ita wr	te ma	ask				
		7	6	5	4	3	2	1	0		
7-D0	Data W	rite M	lask B	its 7 to	o 0		<u> </u>	I	I		

D7-D0 Data Write Mask Bits 7 to 0 If any bit in this register is set to 1 the corresponding bit in all planes may be altered by the selected write mode and system data.

If any bit is set to 0 the corresponding bit in each plane will not change.

Memory Address 1FD8

VO	Address	3D8
----	---------	-----

[Reserved		 Text blink enable 	 High-res. graphics 	 Display enable 	- Monochrome select	- Graphics select	 High-res. text 	
	7	6	5	4	3	2		10	

D5 Text Blink Enable

- . 0: Causes attribute bit 7 to be used for background intensity control.
- 1: Characters with attribute bit 7 high will blink and all characters will have low background intensity.

D4 High Resolution Graphics: When in graphics mode (D1=1), D4=0 selects 320 x 200 mode and D4=1 selects 640 x 200 mode. This bit only has an effect when in graphics modes.

D3 Display Enable


- 0: Blanks the display.
- . 1: Enables the display. Bit D5 of auxiliary port 2 must be high before the display can be blanked.
- D2 Monochrome Select: This bit alters the foreground color palette in the 320 x 200 graphics mode. It has no effect in other modes. For foreground pixels, D2=0 (color) causes the blue output to have the same state as port 3D9hD5. When D2=1 (monochrome), the blue output is the same as pixel data bit CO. This bit only has an effect in the 320 x 200 graphics mode. If the CGA hardware palette is disabled (auxiliary port 3 D4=1) this bit has no effect on hardware.

D1 Graphics Select

- . 0: Selects text mode
- 1: Select graphics mode.
- DO High Resolution Text: This bit has no effect in hardware, but must be interpreted by emulation software to set up the sequencer and CRTC. When in text mode (D1=0), D0=0 selects 40 x 25 characters and D0=1 selects 80 x 25 characters. This bit has no effect in graphics modes.

Memory Address 1FD9

VO Address 3D9



D5 Alternate Palette: In the 320 x 200 graphics mode, **D5** selects one of two foreground color palettes. **D5** has an effect only in color mode (port **3D8h D2=0**). When **D5=0**, the blue video output is low for all foreground pixels. When **D5=1**, the blue video output is high for all foreground pixels. **D5** does not change the background (CO=Cl=O) color. If the CGA hardware palette is disabled (auxiliary port 2 **D4=1**) then this bit has no effect.

This bit has an effect only in the 320 x 200 graphics mode.


D4 Intensified Palette: In 320 x 200 graphics mode, D4=0 causes the foreground pixels to be intensified and D4=1 causes them to be low intensity. If the CGA hardware palette is disabled (auxiliary port 2 D4=1) then this bit has no effect.

This bit has an effect only in the 320 x 200 graphics mode.

D3-D0 Intensity, Red, Green, and Blue Select: In the text modes, these bits determine the **overscan** (border) color. In the 320 x 200 graphics mode, these bits determine the background pixel (CO=C 1=0) and **overscan** colors. In 640 x 200 graphics mode, these bits determine the foreground pixel color.

These bits have no effect if the CGA hardware palette is disabled (auxiliary port 2 D4=1). The overscan color is always determined by the contents of the attributes controller overscan register if the CGA overscan is disabled (auxiliary register 2 D3=1).

Memory Address Mono 1FBA Color 1FDA VO Address Mono 3BA Color 3DA



D7 Vertical Retrace Status (Hercules mode)

- 0: Indicates that the CRTC is in a vertical retrace period.
- 1: Vertical Retrace is inactive.

D5-D4 Diagnostic 1 And 0

D4 and D5 are selectively connected to two of the eight color outputs of the attribute controller. Bits D4 and D5 of the color plane enable register determine which color outputs are used.

•••••	Plane rister	Input Status Register 1				
D5	D4	D 5	D4			
0	0	PD2	PD0			
0	1	PD5	PD4			
1	0	PD3	PD1			
1	1	PD7	PD6			

D3

This bit has no effect in Power Graphic mode.

Vertical Retrace: (VGA, EGA, or CGA mode)

- 0: Indicates that video information is being displayed.
- 1: Indiates that a vertical retrace interval is occurring.

Video Output Status: (Hercules mode) This bit monitors the direct drive video output.

- 0: Indicates that the driver output is high.
- 1: Indicates that the driver output is low.

Light Pen Switch

D2

- 0: Indicates that the light pen switch is closed.
- 1: Indicates that the light pen switch is open.

D1	Light Pen Latch
	. 0: Indicates that the light pen latch is reset.
	• 1: Indicates that the light pen latch is set.
DO	This bit has no effect in Power Graphic mode.
	Display Enable
	• 0: Indicates an active display interval.
	. 1: Indicates a horizontal or vertical retrace interval.

Feature Control

(VGA/EGA/Misc Registers)

 Memory Address
 Mono W 1FBA Color W 1FDA I/O Address
 Mono W 3BA Color W 3DA

 Read 1FCA
 Read 3CA

	Reserved F						e ctri	1:0
								-
7	6	5	4	3	2	1	0	

DI-DO Feature Control Bits 1 And 0 These bits can be used as internal general purpose bits.

Light Pen Clear

(Misc Registers)

Memory Address 1FDB

VO Address 3DB

Reserved

	-			-			-
7	6	5	4	3	2	1	0

When this port is read from or written to, the light pen latch is cleared.

Memory Address 1FDC


VO Address 3DC

			Res	erved			
7	6	5	4	3	2	1	0

When this port is read from or written to, the light pen latch is set.

(Auxiliary Registers)

Auxiliary Index



A read from the auxiliary index register clears the trap flip-flop and returns the TRAP output to its inactive state. The CRTC FIFO overflow flag is also reset and the FIFO is prepared for reads. Software must wait for 3 BUSCLK cycles (2 10 nS at 14.3 18 MHz) before reading the FIFO.

- **D7** (**R**): Trap Flip-Flop: If the ATLAS caused a trap interrupt then **D7=1**. This bit will only be 1 for the first read after a trap interrupt. Reading the auxiliary Index register clears this flag and returns the TRAP output to its inactive state.
- **D6** (**R**): CRTC FIFO Not Empty: If a CRTC emulation trap condition occurred and the CRTC FIFO is not empty then reading D6 returns 1. This flag is cleared by reading all data from the CRTC FIFO.

(W): FIFO Reset: Writing a 1 to D6 will reset the CRTC FIFO register and overflow flag. A 0 must be written to D6 before the FIFO can be used again.

Matrox Confidential

D5	(R). CRTC FIFO Overflow: If more than 4 writes occurred to CRTC registers since the last trap interrupt service (the CRTC emulation FIFO has overflowed) then D5=1 . This bit will only be 1 for the first read after a trap interrupt. Reading the auxiliary Index register clears this flag.
D4	(R). Miscellaneous Trap Flag: If D4=1 , a trap was generated which was not a CRTC emulation trap. This indicates that one of the bits in the trap flag register is set.
D3-D0	(R/W). Auxiliary Register Index: Bits D3-D0 of this register select which auxiliary register is to be accessed at port 3DFh.

Mode Control

(Auxiliary Registers)

Memory	Address 1FDF	1		F	Read		3DF	Index 00
	- Analog monitor disable	TTL monitor disable	- Sequencer speed	 CHIC 14-bit adr. sel. CRTC light pen read select 	\mathbf{O}	Mode c 1:	0	ol
D7	-	itor Dis 07=1 the	en the a	/hen D7=		-	-	onitor synchronous drivers are disabled. The drivers are also
D6	TTL Monitor	r Disabl	e: Whe	n D6=0 ,		FL mon	itor (drivers are enabled. If D6= 1 then
D5	interleave is sequencer clear	the TTL monitor drivers are disabled. Sequencer Speed: D5=0 selects sequencer cycles with high CPU interleave. High CPU interleave is usually selected with sequencer clocks of less than 30 MHz. Higher sequencer clock frequencies require D5=1 to select low interleave cycles which meet the DRAM timing specifications. Halt the sequencer by a synchronous or asynchronous reset						
D4	CRTC 14-Bi light pen reg	t Addre isters ar	ss Seleo nd addro	ess count	er are	e 16-bit.	If D	C start address, cursor address, and D4=1 then the most significant 2 bits ed for 6845 CRTC emulation.
D3	-	RTC reg	gister ad					cal retrace start and end registers to =1 causes the light pen registers to be

- D2 CRTC Select: The VGA CRTC is used when D2=0 and the EGA CRTC is used when D2=1.
- **DI-DO** Mode Control 1 and 0: These bits select which display adapter the ATLAS is to emulate. They determine which registers may be accessed and which hardware emulation functions are enabled. Halt the sequencer by a synchronous or asynchronous reset before changing these bits.

D1	DO	Mode
0	0 V	G A
0	1	EGA
1	0	CGA
1	1	MDA/Hercules

(Auxiliary Registers)

Extended Function

Memory Address 1FDF			VO Address 3DF					Index	01
	 L Test enable BUSCLK clock 	1	 FlexFont enable 	- HR256	- CPU A16 select	- Simult. write enable	 Extended page enable 		

D7 Test Enable: For normal operation, **D7=0**. To enable test functions, **D7=1**. When test functions are enabled, auxiliary register 4 (general storage) can be used to control ATLAS's hardware test functions.

D6 BUSCLK Clock Select: Port **3C2h** is used to select the clock source. Halt the sequencer by a synchronous or asynchronous reset before changing this bit. The state of D6 affects the clock input selection as follows:

3C2h	D6 = 0	<i>D6</i> = 1
D3, D2		
00	CLKIN0	CLKIN1÷2
01	CLKIN1	CLKIN3
10	CLKIN2	CLKIN2
11	BUSCLK	CLKIN1

D5

Display Panel Enable: The ENABLE output (pin 70) is controlled by this bit, and is used to enable the display panel. The state of the ENABLE pin is the same as **D5**.

D4 FlexFont Enable: Normal text mode font selection is in effect when D4=0. When D4=1, attribute bits **D6-D4** are used to select from one of eight simultaneously displayable fonts. The background color bits are disabled (forced low), attribute bit D7 (intensity/blink) still has effect, and D3 is not used for font selection. **D3** HR256 Select: When this bit is high, the required hardware functions are enabled to permit a high resolution, 256 color, display mode. This function is enabled only when the LS-004 is in VGA mode on a CRT display. Halt the sequencer by a synchronous or asynchronous reset before changing this bit. **D2** CPU Al6 Select: When high, CPU page select bit 0 (DO) is replaced by address bit A16. This allows the use of a 128K memory map (A0000-BFFFFh) so that the CPU can access 2 pages in VGA 256 color mode without page switching. Simultaneous Write Enable: When the 5 12 KB memory option is selected internal DRAM DI address bit 16 selects one of /CAS0 or /CAS1 to go active during a memory cycle. During a CPU write cycle both /CAS0 and /CAS 1 will go active if the simultaneous write enable bit is high. This is required in alphanumeric modes where multiple pages are desired. The character font must be loaded into both banks of plane 2 DRAM so that characters are displayed properly when ASCII and atribute data are taken from the upper DRAM bank. DO Extended Page Enable: When this bit is 0 display memory in 13h is limited to 1/4 of the installed DRAM. This gives full compatibility with the IBM VGA. Multiple display pages are available when this bit is 1. If D3 of this register (high resolution select) is 1 then the extended page enable should also be 1. The extended page enable bit only affects CPU cycle addressing if D3 of sequencer register 4 (Chain 4) is 1. If DO is 0 then A0 and Al of the DRAM address are forced low. If DO is 1 then page page select bits 1 and 0 of the auxiliary register 9 are used for the low DRAM address bits. If D3 (high resolution select) of auxiliary register 1 is 0, then DO affects CRT cycle addressing. If bit D6 (double word mode) of CRTC register 14h is 1, and DO is 0, then both Al and A0 are 0 and the display wraps in the same way as the IBM VGA. If DO is 1,

then the high CRTC counter bits replace A0 and Al so that more memory may be

accessed for high resolution displays

Memory Address 1FDF

I/O Address 3DF

Index 02

EGA/VGA CRTC — register mask	CRTC offset register LSB	CGA/Hercules blankingdisable	CGA hardware	- CGA overscan disable	CGA hardware emulation disable	Hercules page 1 access enable	Hercules hardware emulation disable
7	6	5	4		3	2	10

This register determines the degree of hardware emulation desired and also provides functions required for software emulation.

- D7 VGA/EGA CRTC Register Mask
 - 0: Allows access to all VGA/EGA CRTC registers.
 - . 1: Prevents access to CRTC registers for which traps are enabled by D4 and D5 of the trap control register.
- **D6** CRTC Offset Register LSB: This bit is used to achieve odd CRTC offset register values so that full software-aided emulation of the 6845 CRTC is possible. It should be enabled, **D6=** 1, at all times.
- D5 CGA/Hercules Blanking Enable
 - . 0: Forces the display to be enabled in CGA and Hercules modes. This overrides the display enable bits in registers **3B8h** and **3D8h** so that the display will not flicker during scrolling.
 - 1: Allows registers **3B8h** (Hercules mode) and **3D8h** (CGA mode) to control the display if hardware emulation is enabled.

D4 CGA Hardware Palette Disable

- 0: Causes the CGA hardware palette to be used in CGA mode if D2=0.
- 1: Allows the use of the attributes controller palette and enables extra trap conditions to aid in emulation of CGA register **3D9h**. This allows flexibility in the way CGA colors are displayed so that various monitors can be used.
- D3 CGA Overscan Disable
 - 0: Causes the overscan (border) color to be taken from CGA register 3D9h as required in CGA mode if D2=0.
 - 1: Forces the **overscan** color to be taken from the attributes controller **overscan** register. This allows software control of the overscan. The **overscan** must be forced to black on monitors which are not blanked during retrace.

Emulation Control (continued)

D2	CGA Hardware Emulation Disable
	• 0: Enables hardware emulation for CGA ports 3D8h and 3D9h .
	• 1: Hardware emulation is disabled so that the contents of 3D8h and 3D9h have no effect on hardware. Extra trap conditions are enabled to permit software emulation. The CGA overscan and hardware palettes are also disabled.
D1	Hercules Page 1 Access Enable
	 0: Allows Hercules port 3BFh to control CPU access to Hercules memory page 1 (B8000-BFFFFh) if DO=O.
	. 1: Enables CPU access to memory page 1 when in Hercules mode. This allows software to control emulation of Hercules port 3BFh .
DO	Hercules Hardware Emulation Disable
	. 0: Enables hardware emulation for Hercules ports 3B8h and 3BFh.
	• 1: Hardware emulation is disabled so that the contents of 3B8h and 3BFh have no effect on hardware. Extra trap conditions are enabled to permit software emulation.

Trap Control

(Auxiliary Registers)

Memory A	Address 1FDF				V	D Ad	dress	3DF	Index 0 3
	VGA register mask	Cursor trap enable	CRTC entended trap enable	CRTC emulation trap enable	CRTC mode switch trap enable	Hercules trap enable	CGA trap enable	VGA/EGA trap enable	
	7	6	5	4	3	2	1	0	
	This register d access to the V							-	o interrupt (NMI) and also controls on FIFO.
D7	VGA Register	Mask							
				•					. This bit is used by emulation er-up default is D7=0.
	. 1: Causes the	VGA	regis	sters i	n the	3C0-	3CFh	range	to be masked from CPU access.
D6	Cursor Trap E	nable							
	. 0: Trap disal	oled (j	power	up d	lefault))			
	• 1: Enables tr	aps of	n writ	es to	cursor	loca	tions.		

(Auxiliary Registers)


D5	CRTC Extended Trap Enable
	• 1: Enables traps and FIFO writes for CRTC registers 0C-0Fh .
D4	CRTC Emulation Trap Enable
	• 1: Enables trap interrupts on writes to CRTC registers 00h-0Bh and 1 Oh- 18h . Writes to the CRTC emulation FIFO are also enabled. This is used for software-aided emulation of the 6845, VGA, or EGA CRTC's, See the trap conditions described elsewhere.
D3	CRTC Mode Switch Trap Enable
	 1: Enables trap interrupts to CRTC ports which might indicate that an automatic mode switch is required. The CRTC Index register can be accessed at port addresses in the 3BXh and 3DXh ranges. See the trap conditions described elsewhere.
D2	Hercules Trap Enable
	. 1: Enables trap interrupts on writes to Hercules ports. CPU access to Hercules ports 3B8h and 3BFh is also enabled. See the trap conditions described elsewhere.
Dl	CGA Trap Enable
	. 1: Enables trap interrupts on writes to CGA ports. CPU access to CGA ports 3D8h and 3D9h is also enabled. See the trap conditions described elsewhere.
DO	 1: Enables trap interrupts on writes to ports in the 3C0h-3CFh addresss range. Refer to the trap conditions described elsewhere. Enabling the traps does not enable CPU access to the registers. The VGA registers must be unmasked (see D7) before the CPU can access the registers.

(Auxiliary Registers)

Memory Address 1FDF

I/O Address 3DF

Index 04



D7-D0 General Storage and Test Control

This register is normally used for flag storage by the BIOS software. When D7 of the extended function register (test enable) is high, these bits control ATLAS's test functions. Some of the input and output pins can be selected to drive or monitor internal signals of the ATLAS for testing.

Test inputs are enabled when D2 is high and D7 of auxiliary register 1 is high. Bits DO and D1 are used to select which internal signals are to be driven:

Input Pin	D1,D0=00	D1,D0=01	D1,D0=10	D1,D0=11
MONSO	TMSYNC	TMAMUX	TMAMUX	TMDE
MONS 1	TMREFSH	TMBMUX	TMBMUX	TMBLANK
FEAT0	/TMDREN	/TMDREN	/TMDREN	TMCURSR
FEAT1	TMVDE	TMCRT	/TMCPUL	TMUNLIN
PANEL		TMCAL	/TMCRTL	TMPVRTC
LPENSW		TMCCLK	TMHRHLT	TMLCV
			(/TMDREN=1)	
UP		/TMTOP		TMLCVBT
DOWN			TMDEBT	

Test outputs are enabled when **D5** is high and D7 of auxiliary register 1 is high. Bits D3 and D4 are used to select which internal signals are available at the outputs:

Output Pin	D4,D3=00	D4,D3=01	D4,D3=10	D4,D3=11
FCO	/SQATLD	SQCRTLO	CR1SYNC	CRISYNC
FC1	/SQCCLK	SQCRTL1	CR8RFSH	CR8RFSH
VDRIVE	SQAMUX	SQCRTL2	CR7CRSR	CR7BCRSR
ADRIVE	SQBMUX	/SQQRST	CR7UNLN	CR7BUNLN
ENABLE	SQCRT	/SQCPUL	CRIHDE	CR1HDE
IRQ	SQCAL	/SQGSL	CR4DE	CR4DE
TRAP	SQCRA2	/SQDREN	CR5LCV	CR5BLCV

Memory Address 1FDF

I/O	Address	3DF
-----	---------	-----

Index 05

- Reserved	- Hercules port 3BF write	- Hercules port 3B8 write	- CGA port 3D9 write	- CGA port 3D8 write	- EGA/VGA port write	- CRTC 3DX port write	- CRTC 3BX port write
7	6	5	4	3	2	1	0

The conditions which cause a trap interrupt (NMI) are described in detail in the section on Trap Interrupts.

- **D6** Hercules Port 3BFh Write: When Hercules trap conditions 2 or 5 are met then D6 is set. The trap conditions are described in another section.
- **D5** Hercules Port **3B8h** Write: When Hercules trap conditions **1**, **3**, or 4 are met then D5 is set. The trap conditions are described in another section.
- **D4** CGA Port **3D9h** Write: When CGA trap conditions 2 or 5 are met then D4 is set. The trap conditions are described in another section.
- D3 CGA Port 3D8h Write: When CGA trap conditions 1, 3, 4, or 6 are met then D3 is set. The trap conditions are described in another section.
- **D2** VGA/EGA Port Write: This bit is set if VGA/EGA trap condition 1 occurred. The trap conditions are described in another section.
- **D1** CRTC 3DXh Port Write: This bit is set if a CRTC mode switch or CRTC emulation trap condition occurred at port addresses 3DOh to **3D7h**.
- **DO** CRTC 3BXh Port Write: This bit is set if a CRTC mode switch or CRTC emulation trap condition occurred at CRTC port addresses 3BOh to **3B7h**.

Memory Address 1FDF

I/O Address 3DF

~

		CF	<	-07-	· 0		
	1		1	1	1	1	
7	6	5	4	3	2	1	0

This register is used to read the CRTC emulation FIFO. When D6 of the auxiliary Index register is 1 then data is available in the FIFO. The FIFO is eight bytes in length.

The first read after a trap interrupt will return the data which was written to the CRTC and the second read returns the index in D4-D0 (D7-D5 are 0). Successive reads will alternately return data and then index. Up to four data/index pairs are available from the FIFO. When the FIFO is empty then the data returned will be random. Bit D6 of the auxiliary index register will become 0 when the FIFO is empty.


Auxiliary Inp	out Reg	ister	1								(Auxil	iary Regis	ters)
Memory A	ddress				VO	Adc	lress	3DF			Index	07	
	ſ	Mon sen 7	itor se 1	Be red	nel/CRT input	x. D	IP s	switc	h 4:1]			
D7-D6	L Monito	or Sen	se Inp	ut 1-0:	These	bits ar	e alw	ays rea	ad as 0	」 0.			
D4	Panel/C							•					
D3-D0	Auxilia	ury Di	ip Swi	tch 1-4:	These	bits a	re alv	vays re	ead as	0000.			

(Auxiliary Registers)

Memory Address 1FDF

VO Address 3DF

Index 08



D7-D5 Revision Code 2-O: These bits are the chip revision code.

D4-D3 Memory Configuration: These bits are always read as 00.

D2-D0 Display Type Inputs 2-O: These bits are always read as 111.

(Auxiliary Registers)


CPU Page Select

Memory Address	1FDF				VC) Add	ress 3	Index		
		CPU	page	selea						
		1	1	1		1				
	7	6	5	4	3	2	1	0		

D3-D0 CPU Page Select 3-O: Up to 16 pages of memory are available in the 320 x 200 pixel, 256 color, graphics mode of the VGA. When in this mode these four bits select which 64K page the CPU can access. These bits take effect when one of either D3 of the extended function register 1, or D6 of graphics controller register 5 is high.

Memory Address 1FDF

I/O Address 3DF



- **D7** IRQ Disable: When **D7=1** the IRQ output is prevented from going to the active state. This gives compatibility with the ISA bus version of the IBM VGA.
- **D6** DIP Switch Latch Enable: When D6 is high the DIP switch inputs (located in auxiliary register 07) are latched on the rising edge of the sequencer reset bit.

When D6 is low the DIP switch input values are not disturbed by subsequent sequencer resets.

- **D5** (R). Auxiliary Clock Status: This bit is always read as 1.
- **D4** CRTC Extended Address Enable: When D4 is low, the DRAM address bits 17 and 16 are low and only 256 KB of memory can be accessed. This is used to achieve full EGA and VGA compatibility when extended memory configurations are selected.

When D4 is high 18-bit addressing is enabled. Bits D2 and D3 of auxiliary register 9 form the high address bits on CPU accesses to DRAM. The CRTC address counter is extended to 18 bits to allow the display of any area of memory.

- **D3-D2** CRTC Cursor Address Bits 17,16: These are the most significant bits of the cursor address register when 18-bit CRTC addressing is used for expanded memory access.
- **D1-D0** CRTC Start Address Bits 17,16: These are the most significant bits of the start address register when 18-bit CRTC addressing is used for expanded memory access.

(Auxiliary Registers)

D7

Index

0C

VO Address 3DF Memory Address 1FDF Auxiliary window disable 32K page select 4:0 Reserved 11 7 6 5 2 10 4 D7 Auxiliary Window Disable • 0: Enables the second video RAM window. I: Disables the second video RAM window. **D4-D0**

32K Page Select Bits 4-O: Up to 16 pages of memory are available in the 320 x 200 pixel, 256 color, graphics mode of the VGA for the second video RAM window. When in this mode these four bits select which 64K page the CPU can access. These bits take effect when D7 of this register is low and one of either D3 of the extended function register 1, or D6 of graphics controller register 05 is high.

Interlace Support (Auxiliary Registers) **VO Address 3DF** Memory Address 1FDF Index O D nterlace enable video extended HR 16 color lential select CRTC address 9:6/ 302 Segu port R Interlace Inversion 7 6 5 4 3 2 10

HR16 Color: When this bit is high, and the HR256 mode is enabled, the sequencer runs in HR16 (high resolution, 16 color) mode while the attributes controller and the graphics controller run at twice the clock speed of the sequencer. Note that all horizontal values in the CRT controller are divided by two and that byte pan pans by 16 pixels instead of 8 in all VGA 16 color planer modes.

. When D7 is low this mode is disabled.


D6	Interlace Enable
	. 0: The interlace mode is disabled.
	. 1: This bit enables the interlace mode. In this mode CRTC counter address bits (6 to 9) are inverted every other vertical frame and the VRTC signal is delayed for one half of a horizontal line every other vertical frame. The VRTC signal is delayed on the opposite frame to the address being inverted. To use this mode select the CRTC address bits to be inverted and set the Interlace Enable bit. CRTC register 06, DO, inverts every other frame to give an odd total of lines for every two frames. The value in this register must be even in interlace mode and the logical horizontal line size must be double the display size.
D5	3C2 Extended Port Select
	• 0: /EXPWR responds to I./O writes at address 3CBh as well as 3CDh.
	■ 1: Allows the /EXPWR signal to respond to I/O writes at address 3C2h
D4	Sequential Video RAM Access
	• 0: Video data is stored one byte every four sequencer cycles.
	 1: This bit enables the HR256 sequencer cycles to store video data sequencially in video RAM. This supports a 16 color planer memory map.
D3-D0	CRTC Address Bits 9 to 6/Interlace Inversion These four bits are CRTC high address bits 9 through 6 and are only valid in interlace mode. Normally only one bit is selected. The following table shows the relationship between bit selected, address and mode selected.
	$\begin{array}{c c}M\\ A\\ D\\ D\\ R\\ R\\ F\\ S\\ S\\ S\\ S\\ I6 \ Color \ HR16 \ HR256\end{array}$
	s 16 Color HR16 HR256
	A6 512 1024 512

IT	A6	512	512 10			24	512		
ESS B	A7	1024	2	048			1024		
CRTC ADDRESS BIT	A8	2048			2048				
CRTC.	A9	4096					4096		

Memory Address 1FDF

VO Address 3DF

Index OE



D7-D0 Counter Value Bits 7 to 0: This register provides a vertical sync timing adjustment for interlaced displays (interlace vertical retrace only). The value of these bits are compared to the horizontal count every other frame to provide a corrected vertical sync position. A value of zero in this register causes the horizontal total to be divided in half.

(Configuration)								Video Subsystem Access/Setup Enable								
Memory A	Addre	ess						VO Address 46E8								
								Video Subsystem Enable								
	ı—				Reserved				Reserved							
	7			5	4	3	2		1		0					
This register is only strap description in S											S is reset with VGA enabled (refer to the vgaen details).					
D3	Vi	Video Subsystem Enable.														

. 0: Disables the video subsystem


. 1: Enables the video subsystem

D4 Video Subsystem Setup.

- 0: Disables access to I/O address 102
- 1: Enables access to I/O address 102

Memory Address

VO Address 102



This register is only activated when ATLAS is reset with VGA enabled (refer to the VGAEN strap description in Section 3.6.3 for more details).

Video Subsystem Enable.

- 0: Disables the video subsystem
- 1: Enables the video subsystem

DO

Chapter-6: Hardware Interface

This chapter explains the hardware interface to the ATLAS chip, both from the host PCI and ISA interfaces and to the video multiplexer (DUBIC if present), RAMDAC, and VRAM.

6.1 Introduction

The ATLAS chip has been designed in such a way as to minimize the amount of external logic required to implement a board. It includes:

- . A direct interface to the ISA bus. In this case, the bus can be driven exclusively by means of buffers.
- A direct interface to the PCI bus, including a dedicated bus for external devices (this avoids the requirement for a buffer on the data bus).
- . The PCI interface can be used to interface to any 32-bit bus, with glue logic.
- . All necessary support for external devices, such as ROM, the Matrox DUBIC chip, **RAMDACs**, as well as an expansion decode strobe. All these devices can be interfaced without the need for glue logic.
- . A 'No DUBIC' operation mode which eliminates the need for a DUBIC chip to drive the video data.
- A direct connection to the VRAM.

6.2 Host Interface

6.2.1 PCI Interface


The PCI Interface block diagram (Figure 6-1) shows how to connect ATLAS to the PCI bus, as well as to the local resources.

6.2.1 .1 PCI Bus Operation

Command Decoding

The following cycles on the PCI bus will perform the operations specified below on the ATLAS chip (when decoding recognizes the access):

C/BE<3:0># Command Type		Operation
0000	Interrupt acknowledge	None
0001	Special cycle	None
0010	I/O read	I/O read
0011	I/O write	I/O write
0100	Reserved	None
0101	Reserved	None
0110	Memory read	Memory read
0111	Memory write	Memory write
1000	Reserved	None
1001	Reserved	None
1010	Configuration read	Configuration register read
1011	Configuration write	Configuration register write
1100	Memory read multiple	Memory read
1101	Dual address cycle	None
1110	Memory read line	Memory read
1111	Memory write and invalidate	Memory write



DEVSEL

Because ATLAS is a medium-speed device, it will respond to DEVSEL in the second clock after **FRAME/** is asserted.

Disconnect and Retry

Disconnect and retry are used in order to minimize the latency time on the bus. Refer to Section 6.2.1.2 for more information about when the disconnect and retry are used.

Burst Mode

Since ATLAS supports burst mode, address generation must be a counter. Because a **5-bit** counter is employed, a disconnect will be generated every 32 dwords.

Al	A0 I	A0 Burst Order	
0	0	Linear incrementing (disconnect at every 32 dword boundary)	
0	1	Disconnect after each transfer	
1	Х	Disconnect after each transfer	

Configuration Access

During a configuration access, A<1:0> have a different function than normal - they indicate if the access is Type 0 or 1. ATLAS responds only to Type 0 accesses, since it is a device on the PCI bus.

Al	A0 Access Type		
0	0	ATLAS access when idsel is asserted	
0	1	Configuration access to another PCI bus (bridge)	
, 1	Х	Reserved	

Snooping

ATLAS can perform snooping under the following two conditions:

- 1. When the VGA RAMDAC snooping bit is active.
- 2. When the **46E8** enabling feature is activated.

This cycle operates in two different ways:

- If there is no room in the input buffer then ATLAS takes control of the bus and a retry cycle is performed.
- . If there is room in the input buffer then the data will be loaded when the data transfer occurs on the PCI bus.

Under normal conditions, only a subtractive agent will respond to the access. In this case, the snoop mechanism will function correctly. For other than normal conditions:

- If there is another device on the PCI bus that responds to this mapping, or if another device is performing the snoop mechanism with retry capabilities, then this will result in contention on the PCI bus.
- . Burst mode is not supported in the snooping area. This is not supposed to append since bridges are not allowed to 'burst' consecutive I/O accesses, and CPUs do not perform burst on I/O accesses.
- . If another device on the PCI bus performed the shortest cycle, then ATLAS will not be able to get the data, but the state machine will be able to recover.

6.2.1.2 PCI Cycles

The following resources are accessible to the PCI interface:

- Configuration register writing
- Input buffer writing to:

□ I/O

- □ VGA frame buffer
- Dever Graphic mode memory space
- . Configuration register reading
- . Output buffer reading:
 - Power Grapic mode memory space (and pseudo DMA range when enabled)
- . Direct reading from:
 - □ I/o
 - VGA frame buffer
 - Dependence of the provide the provided and the provided and the provided provided and the provided provided provided and the provided prov
 - □ EPROM

Configuration Register Writing

These cycles will be of fixed length as far as ATLAS is concerned (no wait states are added by the master). To avoid burst, a disconnect cycle is performed when TRDYN is asserted.

Input Buffer Writing

This cycle operates under the following parameters:

- If there is room in the input buffer, the cycle is of fixed length.
- If there is no room in the input buffer, a retry cycle is performed.
- A retry cycle is performed when a 32 dword boundary is passed.
- . A disconnect cycle is performed when TRDYN is asserted, to avoid burst during I/O access.

Configuration Register Reading

These cycles will be of fixed length as far as ATLAS is concerned (no wait states are added by the master). A disconnect cycle is performed when **TRDY**/ is asserted, to avoid burst.

Output Buffer Reading

This cycle operates under the following parameters:

- If there is data in the input buffer, then a retry cycle of fixed length is performed.
- . If there is data in the output buffer, then the cycle is of fixed length.
- . If there is no data in the output buffer, then a retry cycle of fixed length is performed.

Direct Read

This cycle operates under the following parameters:

- . If there is data in the input buffer, then a retry cycle of fixed length is performed.
- . If there is no data in the input buffer, then wait states are generated until ATLAS acknowledges the access. A disconnect cycle is performed when **TRDY**/ is asserted, to avoid burst.

6.2.1.3 Bus Sizing

The PCI bus does not support bus sizing. However, internal circuitry performs the bus sizing for the following devices: EPROM, I/O accesses, VGA register space in 16K windows (offset **1F00h-1FFFh**), and the VGA frame buffer.

When bus sizing is performed in the PCI interface, the access is performed in LSB/MSB order.

6.2.1.4 External Devices

The standard external devices can be connected to the ATLAS as shown in Figure 6-1.

When only the EPROM and RAMDAC are present, the decoder (138) is not required. If the DUBIC or another external device is required, then the decoder must be added to the design.

When accessing the 'external devices' memory space (offset **3C00h-3FFCh**), all devices within this memory space are 8-bit, connected to byte 0 in the double-word address boundary. Byte, word and double-word accesses are allowed, but only byte0 is valid. **Byte3**, **2**, and 1 are masked by ATLAS.

You can add other devices by using the **EXPSL**/ signal and external circuitry. Refer to Table 4-3 ('ATLAS Power Graphic Mode Memory Mapping') and the expdev bit of the **CONFIG** register description (which starts on page 5-43) for details about **EXPSL**/.

◆ Note: In the PCI configuration, the **EXPSL/** signal is never activated with I/O commands.

The RAMDAC can be accessed by ATLAS in two distinct ways: in VGA mode by an I/O access, or in Power Graphic mode by a memory access. For I/O access to the RAMDAC, the ATLAS chip guarantees the recovery time between accesses to the palette that are required by some **RAMDACs**. This is guaranteed for pixel clocks that are greater than 10 MHz. For memory access to the RAMDAC, ATLAS does not guarantee the recovery time. In this case, the recovery time must be guaranteed by software.

6.2.2 ISA Interface

The ISA interface block diagram (Figure 6-2) shows how to connect ATLAS to the ISA bus, as well as to the local resources.


6.2.2.1 Bus Sizing

Since bus sizing is supported in ISA systems, there are only two limitations:

1. The first limitation occurs when accessing the 'vgareg' portion of the ATLAS memory space (offset **1F00h-1FFFh)**, with the ATLAS configured as a 16-bit device. Note that the 'vgareg' memory space can be accessed only in Power Graphic mode (vgaen = '0').

Only byte accesses are allowed in this mapping. ATLAS will perform byte swapping from, or to, the byte0 of the internal data bus, since all 'vgareg' devices are connected to **byte0**. If an access is performed at an even address, the odd byte will be ignored, and if an access is performed at an odd address, the even byte will be ignored.

The second limitation occurs when accessing the 'external devices' memory space (offset 3C00h-3FFCh), in 8 or 16-bit mode. All devices in this memory space are 8-bit devices connected on AD<7:0>, and mapped into a double word address boundary. Byte, word and double word accesses are allowed, but only byte0 is valid. Byte3, byte2, and byte1 must be masked.



6.2.2.2 External Devices

The standard external devices can be connected to the ATLAS as shown in Figure 6-2. Some timing restrictions for the external address and data buffers are assumed in order for the ATLAS chip to function properly. In addition to satisfying all ATLAS and system timings, the following constraints must also be respected.

- 1. The address buffers (244 type) must have a propagation delay of 10 ns or less, and an enable time of 11 ns or less.
- 2. The data transceivers must be able to drive the elevated capacitive load of the system data bus, and still guarantee a propagation delay of 10 ns or less and an enable time of 12 ns or less.

ATLAS provides the necessary control signals (HADREN/, HWRDIR, and HDATAEN<3:0>/) for the address and data buffers. When they are used as indicated, there is no contention on the multiplexed address and data bus. If these signals are modified or not used at all, extreme caution must be exercised, because the behavior of the multiplexed bus is not always obvious. During external device accesses in particular, the address is driven by ATLAS and not by the address buffer. Refer to Section A.2.3 for more information.

All external devices such as the RAMDAC, DUBIC, and ROM must be connected to byte 0 of the data bus. These devices are memory mapped to be double-word aligned. Only byte 0 accesses are allowed; accesses to other bytes will cause errors. Word and double-word accesses will cause unpredictable results.

You can add other devices by using the **EXPSL**/ signal and external circuitry. Refer to Table 4-3 ('ATLAS Power Graphic Mode Memory Mapping'), Table 4-5 ('I/O Mapping'), and the expdev bit of the **CONFIG** register description (which starts on page 5-43) for details about EXPSU. Since the **EXPSL**/ signal can be active in various memory and I/O ranges, you must take care to qualify the strobe to limit accesses to the desired range. Specifically, **EXPSL**/ may be active in the VGA I/O space, where only the 16 least significant address bits are decoded. Depending on how the strobe is used, it may be necessary to qualify **EXPSL**/ with the memory or I./O command strobe to eliminate any undesired effects.

The ATLAS chip doesn't provide any mechanism to guarantee the recovery time between accesses to the palette that some **RAMDACs** require. This constraint is often a function of the pixel clock, and can often become significant in length.

The RAMDAC can be accessed by ATLAS in two distinct ways: in VGA mode by an I/O access, or in Power Graphic mode by a memory access. In an ISA implementation, the I./O accesses are rarely a problem since the ISA specification for I/O accesses is usually sufficient to guarantee the RAMDAC constraint. In any other implementation, this parameter must be guaranteed by the hardware (through additional circuitry, if necessary) in order to guarantee VGA software compatibility. For memory accesses, since there is no software compatibility issue, the solution can be implemented in the software if it isn't guaranteed by the hardware.

6.3 VRAM Interface

ATLAS connects directly to the VRAM. All addresses and control signals of the random port are generated from ATLAS. Serial data and control lines are interfaced directly to the RAMDAC or to the DUBIC chip.

Different memory banks can be populated in order to achieve different resolutions. In every case, the fbm field of the OPMODE register selects a specific memory mapping. There are three major groups:

- 1. fbm = 00X. In this case no interleave is performed on the memory. In No DUBIC mode, the video data is generated using external multiplexers. In DUBIC mode, only one DUBIC is required to generate the video data. These modes can support 8, 16, or 32 bits/pixel formats. This group only supports 1MB VRAM.
- fbm = 01X. In this case no interleave is performed on the memory. In No DUBIC mode, the video data is generated using external multiplexers. In DUBIC mode, only one DUBIC is required to generate the video data.. These modes can support 8, 16, or 32 bits/pixel formats. This group supports 2MB VRAMs.
- fbm = 1XX. In these cases, interleave is performed on the memory, and two DUBICs are required to generate the video data. These mapping groups only support 24 or 32 bits/pixel. Refer to Section 3.2.1 for additional information on memory configuration.
 - ★ Tables 6-1 and 6-2 show the possible configurations in No DUBIC mode and DUBIC mode, respectively. If a configuration is not listed, it is not supported, and can't be used. The columns under the resolutions represent the supported pixel depths.

M	lap	opi	ng	Gra	oup	Ι							R	esolution		
	Memory Bank								768 x 576							
0		1	2	3	4	5	-	7	8	fbm	640 x 480	800 x 600	1024 x 768	1152 x 882	1280 x 1024	1600 x 1200
x										000	16	16	8	8		
x		x								000	32	32	16	16	8	8

M	app	ing	Gra	oup	2							R	esolution		
		М	em	ory	Bar	nk					768 x 576				
0	1	2	3	4	5	•	7	8	fbm	640 x 480	800 x 600	1024x 768	1152 x 882	1280 x 1024	1600 x 1200
		Х							010	32	32	16	16	8	8
		х	х						010	32	32	32	32	16	16

Table 6-1: Frame Buffer Config. (No DUBIC Mode)

Legend:

X Bank is fully populated

0 Bank is optionally populated

Ma	app	ing	Gro	oup	1				. <u></u>			R	esolution		
		М	em	ory	Bai	nk					768 x 576				
0	1	2	3	4	5	-	7	8	fbm	640 x 480	800 x 600	1024 x 768	1152 x 882	1280 x 1024	1600 x 1200
X					0				000	16	16	8	8		
x	х				0				000	32	32	16	16	8	8
									001	16	16				

Λ	I a	ppi	ing	Gra	oup	2							R	esolution		
			M	em	ory	Ba	nk					768 x 576				
(0	1	2	3	4	5	-	7	8	fbm	640 x 480	800 x 600	1024 x 768	1152 x 882	1280 x 1024	1600 x 1200
			Х			0				010	32	32	16	16	8	8
			xx			0				010	32	32	32	32	16	16

M	Mapping Group 3								Resolution							
		М	em	ory	Bar	ık					768 x 576					
0	1	2	3	4	5	-	7	8	fbm	640 x 480	800 x 600	1024 x 768	1152 x 882	1280 x 1024	1600 x 1200	
		P	Р		0		Х		100	24	24	24	24			
		х	х		0				100	32	32	32	32			
		Р	Р	Р	0		х		101	24	24	24	24	24		
		х	х	X	0				101	32	32	32	32	32		

M	lapping Group 4							Resolution							
		М	em	o r y	Bar	ık					768 x 576				
0	1	2	3	4	5	-	7	8	fbm	640 x 480	800 x 600	1024 x 768	1152 x 882	1280 x 1024	1600 x 1200
		Р	Р		0			0	110	24	24	24	24		
		Х	Х		0			0	110	32	32	32	32		
		Р	Ρ	Р	0			0	111	24	24	24	24	24	
		х	х	х	0			0	111	32	32	32	32	32	

Table 6-2: Frame Buffer Config. (DUBIC Mode)

Legend:

- **X** Bank is fully populated
- P Bank is partially populated: VD<55:32> and VD<23:0>
- 0 Bank is optionally populated

Note that **fbm=01** 1 is not listed in these tables (refer to Section 3.2.1).

The eight memory banks are explained on the next page:

- Bank 0: 8 x 128K x 8 VRAM. This memory is used as the frame buffer and is connected to VD<63:0>.
- Bank 1: 8 x 128K x 8 VRAM. This memory is used as the frame buffer and is connected to VD<63:0>.
- **Bank 2: 8** or 6 x 256K x 8 VRAM. This memory is used as the frame buffer. In the fbm=2 configuration, eight chips are used, connected to VD<63:0>. In the fbm= 4, 5, 6, and 7 configurations, six or eight chips are used. The six-chip configuration is for 24 bits/pixel, and the chips are connected to VD<55:32> and VD<23:0>.
- Bank 3: 8 or 6 x 256K x 8 VRAM. This memory is used as the frame buffer. In the fbm=2 configuration, eight chips are used, connected to VD<63:0>. In the fbm= 4, 5, 6, and 7 configurations, six or eight chips are used. The six-chip configuration is for 24 bits/pixel, and the chips are connected to VD<55:32> and VD<23:0>.
- **Bank 4:** 8 or 6 x 256K x 8 VRAM. This memory is used as the frame buffer. The eight chip configuration is used for 32 bits/pixel, and the chips are connected to VD<63:0>. The six chip configuration is used for 24 bits/pixel, and the chips are connected to VD<55:32> and VD<23:0>.
- Bank 5: 4 x 256K x 16 DRAM. This bank is used as off-screen memory. Bank 5 is connected to VD<63:0>.
- Bank 6: Reserved.
- **Bank 7:** 1 x 64K x 16 DRAM. This memory is used to fill up the VRAM Data bus to 64 bits for configurations where only 24 bits are supported. This allows some offscreen areas to be used for font storage. This bank is connected to **VD<63:56>** and **VD<31:24>**.
- Bank 8: 4 x 256(64)K x 16 DRAM. This memory is used as off-screen memory. Bank 8 is connected to VD<63:0>.

6.3.1 Memory Interleave

In order to have enough bandwidth for $1280 \ge 1024 \ge 24$ bits, some modes use interleave schemes to address the frame buffer. The memory interleave is selected when fbm = 1XX. Interleave is performed only in the VRAM (Banks 2, 3, and 4). The interleave is done on a four-slice basis, which means that four consecutive slices are put in one bank, then the next four slices are put in the other bank and so on. This four-slice scheme was chosen to make block mode operations easier.

For example, at the beginning of the frame buffer in 32 bits/pixel, the pixels are arranged as follows between the two banks:




Figure 6-3: Pixel Arrangement

For fbm = 4 and 6, Banks A and B are assigned as follows:

Address	Ba	ınk
(Bytes)	Α	В
00000h-3FFFFFh	2	3

For fbm = 5 and 7, Banks A and B are assigned as follows:

Address	Ba	nk
(Bytes)	Α	В
00000h-1FFFFh	2	4
20000h-3FFFFFh	2	3
40000h-5FFFFFh •	4	3

6.3.2 Patch RAM

The patch RAM is an optional device. Since for fbm = 1XX only 24(32) bits/pixel are supported, there's no need to populate the complete 64 bit data bus. However, offscreen memory can be used for font caching, patterns, and so on. Since the offscreen area accesses must be 64 bits, and the unused display bits are not contiguous, the patch RAM 'patches up the gaps' to support 64-bit data in the offscreen memory while the display area is only populated for 24 bits/pixel.

Since the patch RAM isn't used for video, normal DRAM can be used. Refer to Section 3.2.1 'Memory Configurations' for more information about where the patch RAM is mapped.

If Banks **2**, **3** and 4 are fully populated, the patch RAM can't be used. Also, if DRAM is added to the system, the patch RAM may not be required, since some **offscreen** space will be available.

6.3.3 MCTLWTST Register Timings

The MCTLWTST (Memory Control Wait State) register is described in detail in Chapter 5. The following figures show the various cycles that are generated by the drawing engine. At the top of each timing diagram, the field of MCTLWTST that specifies the length of this state is shown.




Figure 6-5: MCTLWTST for Direct Access Cycle

♦ During a direct read access, a state is added between RC-HD and R_PR, using the MCTLWTST wait field. This state has the same effect as the R_PR field on VRAM signals.




Figure 6-4: MCTLWTST for Data Transfer Cycle

OE<4:0>/ DT/OE strobe. Used for final bank selection during read cycles. There are five different **DT/** strobes (two strobes in No DUBIC mode) generated by the ATLAS. This table shows how the **DT/** signals generated by ATLAS are mapped to VRAM chips for each memory configuration.

		CAS/ or OE/									
fbm	8	7	-	5	4	3	2	1	0		
000				2				1	0		
001				2				1	0		
010						0					
loo		4		2		0	1				
101		4		2	3	0	1				
110	4			2		0	1				
111	4			2	3	0	1				

Table 6-5: CAS and OE Assignment

- **WT<7:0>/** Write strobe. The Write strobes are used for pixel selection. Because the minimum pixel size is 8 bits/pixel, there is one strobe per byte.
- **DSF<1:0>** Special function pin of the VRAM. This pin permits different types of data transfer (split normal) simultaneously in different banks.

					DSF				
fbm	8	7	-	5	4	3	2	1	0
000								Х	X
001								X	X
010						X	Х		
100						X	Х		
101					0	1	0		
110						X	<u>X</u>		
111					0	1	0		

X = 'don't care'

 Table 6-6: DSF Assignment

6.3.5 Coprocessor Requests

Two pins permit sharing of the VRAM bus: BACK/ (generated by ATLAS) and BRQ/ (generated by the coprocessor).

When it releases the bus to the coprocessor, the ATLAS chip brings all VRAM control signals high before putting them in u-i-state. The coprocessor should do the same thing when releasing the bus. This procedure guarantees that no false access will be performed on the memory.

Figure 6-9 shows the normal sequence when the coprocessor requests and releases the bus.




Figure 6-9: Normal Request and Release of the Bus

In order to allow the ATLAS chip to perform refresh cycles, the coprocessor must release the bus every 10 μ S, for a minimum of one clock cycle. When the coprocessor releases the bus for only one clock cycle, ATLAS processes only the high priority refresh cycle. This is shown in Figure 6-10.





Figure 6-10: 1 gclk Release for Refresh

Finally, the ATLAS chip will notify the coprocessor that it requires the bus for a data transfer by removing the BACK/ signal. In this case, the coprocessor has a maximum of 20 clock cycles within which it must return the bus to the ATLAS. This is shown in Figure 6-1 1.





6.4 VIDEO Interface

The video interface is different for Power Graphic mode and VGA mode. As well, Power Graphic mode supports the following two configurations: No DUBIC mode and DUBIC mode.

6.4.1 Power Graphic Mode (No DUBIC Mode)

In 'No DUBIC' mode, ATLAS itself is responsible for generating all the control signals for the VRAM serial port, the multiplexers and **RAMDACs**. Figure 6-12 shows the connection between ATLAS and a 32-bit RAMDAC (such as the BT-485). External multiplexers are required in a 32-bit interface, since the RAMDAC's pixel port is 32 bits, while the memory interface is 64 bits.




Figure 6-12: ATLAS/Memory Connection to 32 Bit RAMDAC

Figure 6-13 shows the connection between ATLAS and a 64-bit RAMDAC (such as the TI VIEWPOINT). No external multiplexing is required, since the RAMDAC's pixel port size matches that of the external memory interface.




Figure 6-13: ATLAS/Memory Connection to 64 Bit RAMDAC

6.4.2 Power Graphic Mode (DUBIC Mode)

In Power Graphic mode when a DUBIC chip is present ('DUBIC mode'), controls are generated that cause the DUBIC chip to generate serial clocks to the VRAM as well as blank and sync signals for the video output.

VIDINF<3:0> (ode Description
0000	Horizontal and vertical sync and blank
0001	Horizontal sync and blank
0010	Vertical sync and blank
0011	Blank
0100	Display border color
0101	Active video
0110	Bank switching
0111	Vertical sync and blank (field 1)
1000	Data transfer in the current bank
1001	Bank switching and data transfer in the next bank
1110	Backward bank switch

In this mode, only the VIDINF pins are used for video generation.

Table 6-7: Power Graphic Mode Video Generation

Refer to the *DUBIC Specification* for more information on interconnecting the VRAM serial port, RAMDAC, DUBIC, and ATLAS.

6.4.3 VGA Mode

In VGA mode, ATLAS outputs different video signals, according to whether or not the system is operating in No DUBIC mode or in DUBIC mode. Refer to Table 6-8 for the signal assignment.

Signal Description	No DUBIC Mode	DUBIC Mode
, Pixel clock	LDCLK	VIDINF<3>
Blanking signal	BLANK/	VIDINF<2>
Horizontal sync signal	HSYNC/	VIDINF<1>
Vertical sync signal	VSYNC/	VIDINF<0>
VGA data <7>	VAA<11>	VAA<11>
VGA data <6>	VGAD<6>	OE<2>/
VGA data <5>	VGAD<5>	OE<4>/
VGA data <4>	VGAD<4>	OE<3>/

Table 6-8: VGA Signal Assignment

6.4.4 Slaving ATLAS

The VIDRSTN input pin of the chip is used to synchronize the MGA video with other external video sources.

Inside the CRTC circuitry, there are two 'total compare' signals (one for the horizontal counter, and one for the vertical counter). These signals reset the corresponding horizontal or vertical counter, based on the total values programmed in the registers.

Like the total compare signals, the VIDRSTN signal resets the horizontal and vertical counters. In other words, the VIDRSTN signal is responsible for initially synchronizing the video circuitry when it is necessary to get in phase with another video source. Two bits in the CRTC-CRTL register are used to enable the reset of either or both of the counters.


The VIDRSTN signal is periodic and must have exactly the same period as that obtained by the programmed video parameters. The period of VIDRSTN is either the same as the period of one line, or the same as the period of one frame (depending on the kind of synchronization that is necessary).

The first application of the signal will create a momentary instability in the video signals (blank, syncs, etc.). After this, the CRTC counters will be in phase with the VIDRSTN signal, and video signal generation will become stable.

When the vertical reset is used, the VIDRSTN signal is maintained internally until the next vertical clock (which is the horizontal retrace – this is also when the vertical counter is reset). It is necessary to send a VIDRSTN pulse of only one clock in length, once per frame (even in vertical reset).

In VGA mode, the VIDRST signal must be maintained active for a minimum of 8 VIDCLKs. In Power Graphic mode, VIDCLK is always divided by 8, so VIDRST can be maintained for only one VIDCLK.

The following figures illustrate the video signal waveforms and counters in relation to the video reset input signal once the CRTC is in phase with the video reset signal (VIDRSTN). The counter numbers are provided as sample values for a resolution of 1024×768 .






Figure 6-15: Vertical Video Reset (eg. 1024x768)

-

Appendix A: Technical Data

T

information.

A.1 Pin List

When groups of pins are listed together, they're presented in order from MSB to LSB.

Name	No. of pins	Туре	Description
A<23:16>	8	I/O	Partial Address bus. Not multiplexed. Pins: 10 17 29 48 97 143 144 175
A<7:0>	8	I./O	Partial Address bus. Not multiplexed. Pins: 162 153 127 126 125 124 123 113
AD<15:8>	8	<i>I/O</i>	Address and Data multiplexed bus. Pins: 152 134 133 112 111 103 102 98
D<7:0>	8	<i>I/O</i>	Partial Data bus. Not multiplexed. Pins: 74 58 57 49 38 30 19 18
HADREN/	1	0	Host ADdRess ENable. External address buffer enable. Pin: 96
HDATAEN<1:0>	/ 2	0	Host DATA byte ENable bus. External data buffer enable signals. Pins: 142 70
HWRDIR	1	0	Host WRite DIRection . External data buffer direction control signal. Pin: 158
AEN	1	Ι	Address ENable signal. Prevents IO decodes during DMA cycles. Pin: 55
MCS16/	1	0	Memory Chip Select 16 signal. Pin: 90
CHRDY	1	0	ReaDY signal. Pin: 116
CHRDYEN/	1	0	This pin can be used to enable an external CHRDY buffer so that the bus ready signal is driven high before being disabled. Pin: 105
REFRESH/	1	Ι	REFRESH cycle signal. Prevents memory decodes during bus refresh cycles. Pin 86
MRDC/	1	Ι	Memory ReaD Control strobe. Pin: 82
MWTC/	1	Ι	Memory WriTe Control strobe. Pin: 84

A.1.1 Host Interface (ISA Configuration)

Name	No. of pins	Туре	Description
IORC/	1	Ι	I/O Read Control strobe. Pin: 91
IOWC/	1	Ι	I/O Write Control strobe. Pin: 106
BALE	1	Ι	Bus Address Latch Enable signal. Pin: 69
SBI-W	1	Ι	System Bus High Enable signal. Pin: 99
IRQ	1	0	 Interrupt ReQuest signal. The same interrupt is used for ATLAS and VGA. A shared interrupt protocol is used in Power Graphic mode, but not in VGA mode. There is a rising edge trigger (ISA type) interrupt in VGA mode. There is a negative level interrupt option in Power Graphic mode. Open collector output. Pin: 171
NMI/	1	0	Generate an NMI to the host CPU for CGA-Hercules CRTC register emulation. This pin is connected to the IOCHW pin on ISA. It is useful only if the ATLAS VGA is used. Pin: 83
DECODE<1 :0>	/ 2	Ι	Optional high level DECODE pins which should be pulled down when not used. Refer to the map table in the CONFIG register description in Chapter 5 (page 5-43) for more information. Pins: 73 72
ISA	1	0	Indicates that the ATLAS is operating in the ISA configuration and not in the PCI configuration. Pin: 56
DRQ	1	0	DMA ReQuest signal. Refer to Section 3.2.4 for more information. Pin: 104
DAK/	1	Ι	DMA AcKnowledge signal. Refer to Section 3.2.4 for more information. Pin: 157
TC	1	Ι	Terminal Count signal. Refer to Section 3.2.4 for more information. Pin: 118
PU	2	Ι	Connected to a pull-up. Pins: 107 115
NC	2	0	No Connect signals. Pins: 114 156

Name	No of pins	Туре	Description
PCLK	1	Ι	This CLocK provides timing for all transactions on PCI. Pin: 86
PCBE<3:0>/	4	Ι	 PCI Bus Command and Bytes Enables are multiplexed on the same PCI pins. During the address phase of a transaction, PCICBE<3:0> defines the bus command. During the data phase, the PCICBE<3:0> signals are used as byte enables. Pins: 156 114 142 70
PAD<31:0>	32	I/O	Address and Data multiplexed bus. During the first clock of a transaction PCIAD<3 1:0> contains a physical address; during subsequent clocks PCIAD<3 1:0> contains data. Pins: 10 17 29 48 97 143 144 175 162 153 127 126 125 124 123 113 152 134 133 112 111 103 102 98 74 58 57 49 38 30 19 18
PPAR	1	0	PARity is even across PCIAD<31:0> and PCICBE<3:0>. Parity is generated during read data phases.Pin: 83
PFRAME/	1	Ι	Cycle FRAME indicates the beginning and duration of an access. Pin: 96
PTRDY/	Ι	0	Target ReaDY indicates the ATLAS chip's ability to complete the current data phase of the transaction. It is used in conjunction with IRDY . Wait cycles are inserted until both IRDY and TRDY are asserted together. Pin: 82
PIRDY/	1	Ι	Initiator ReaDY indicates the initiating agent's ability to complete the current data phase of the transaction. It is used in conjunction with TRDY . Wait cycles are inserted until both IRDY and TRDY are asserted together. Pin: 116
PDEVSEL/	1	0	DEVice SELect , when actively driven, indicates that the ATLAS chip has decoded its address as the target of the current access. Pin: 84
PSTOP/	l	0	STOP indicates that ATLAS is requesting that the master device halt the current transaction. Pin: 91

A.I.2 Host Interface (PCI Configuration)

PINTA	1	0	 INTerrupt ReQuest signal. The same interrupt is used for ATLAS and VGA. A shared interrupt protocol is used in Power Graphic mode, but not in VGA mode. There is a rising edge trigger (ISA type) interrupt in VGA mode. There is a negative level interrupt option in Power Graphic mode. Open collector output. Pin: 171
PIDSEL	1	Ι	Initialization Device SELect is used as a chip select in lieu of the upper 24 address lines during configuration read and write transactions. Pin: 105

A.I.3 External Device Interface (ISA Configuration)

Name	No. of pins	Туре	Description
DACRD/	1	0	ramDAC ReaD control strobe. Pin: 138
DACWR/	1	0	ramDAC WRite control strobe. Pin: 137
ROMEN/	1	0	BIOS ROM ENable strobe. Pin: 117
DEVWR/	1	0	external DEVice WRite . This pin indicates if the current external device cycle is a read (1) or a write (0). Pin: 109
DUBICSU	1	0	DUBIC SeLect strobe. This pin works in conjunction with the DEVWR/ signal. Pin: 154
VIWICSL/	1	0	VIWIC SeLect strobe. This pin works in conjunction with the DEVWR/ signal. Pin: 155
EXPSL/	1	0	EXPansion SeLect control strobe. This pin can be used as the VGA expansion write signal or for other expansion devices when EXPDEV/ is active. In this case, external decoding circuitry is required. Pin: 141
CLKGEN<1 :0>	> 2	0	Clock generator control bits. These bits come from the VGA Miscellaneous Output Register 3C2<3:2>. Pins: 129 128

Name	No of pins	Туре	Description
EXTA<6:0>	7	0	EXTemal device Addresses. If external devices are enabled, the EXTA<3:2> bits are used as second and first decoder addresses, and EXTA<6> is used as a R/W signal. Pins: 158 157 118 69 154 155 141
EXTD<7:0>	8	I/O	EXTemal Device data bus. This bus is also used as EXTA<14:7> for EPROM accesses. Pins: 115 56 104 107 99 55 73 72
ROMEN/	1	0	BIOS ROM output ENable signal. This pin is also used as the chip select by the external decoder for other external devices. Pin: 117
EIRQ/	1	Ι	External device Interrupt ReQuest . Pin: 90
DACRD/	1	0	RAMDAC ReaD control signal. If external devices are enabled, this bit is used as the decoder enable strobe. Pin: 138
DACWR/	1	0	RAMDAC WRite control signal. If external devices are enabled, this bit is used as the third decoder address. Pin: 137
CLKGEN<1:0>	2	0	CLocK GENerator control bits which emanate from the VGA Miscellaneous Output register (3C2<3:2>). Pins: 129 128
EXTALEN	1	0	EXTernal Address Latch. This pin is used to latch the MSB addresses in an external latch when an EPROM access is performed. This pin is also used as a chip select on the EPROM, and as a positive chip select by the external decoder for other external devices. Pin: 106
DEVRST/	1	0	DEVice ReSeT. Reset output generated for local devices. Pin: 109

A.I.4 External Device Interface (PCI Configuration)

Name	No of pins	Туре	Description
VD<63:0>	64	I/O	Video Data bus. These pins are connected to VRAM and DRAM.
	-		Pins: 131 136 147 148 149 165 166 167
			168 176 177 178 182 183 184 185
			195 196 197 203 204 205 206 212
			213 214 215 216 224 225 226 232
			233 234 235 236 237 8 9 14
			15 16 25 26 27 28 34 35
			36 37 42 43 44 53 54 62 63 64 65 75 76 77 87 93
VAA<13:0>	14	0	VRAM and DRAM multiplexed addresses. This bus includes
			all of the different addresses that must be generated for all banks
			of VRAM and DRAM. Refer to Table 6-3 for more information.
			Pins: 146 164 186 187 188 198 189
			199 217 218 3 23 33 94
VAB<6:0>	7	0	VRAM and DRAM multiplexed addresses. This bus includes all the addresses that are the same for Power Graphic mode
			(duplicated for load distribution) but different in VGA mode
			(for character modes). Refer to Table 6-3 for more information.
			Pins: 207 208 227 231 22 32 78
RAS<1:0>/	2	0	RAS/ strobe, used for bank selection. Five different RAS/
RAS< 1.02	~	U	strobes are generated by ATLAS. Refer to Table 6-4 for more
			information.
			Pins: 238 239
GA G. 1 G. (0	0	
CAS<1:0>/	2	0	CAS/ strobe, used for final bank selection during write cycles.
			Five different CAS/ strobes are generated by ATLAS. Refer to
			Table 6-5 for more information.
			Pins: 12 39
OE<1:0>/	2	0	DT/OE strobe, used for final bank selection during read cycles.
			Five different DT/ strobes are generated by ATLAS. Refer to
			Table 6-5 for more information.
			Pins: 163 173
WT<7:0>/	8	0	WriTe strobes, used for pixel selection. Because the minimum
		-	pixel depth is 8 bits/pixel, there is one strobe per byte. The
			ninth strobe is unused.
			Pins: 174 209 219 13 45 46 51 52
DSF< 1:0>	2	0	Special Function pin of the VRAM. This pin permits different
	~	v	types of data transfer (split/normal) simultaneously in different
			banks. Refer to Table 6-6 for more information.
			Pins: 68 135
	1	T	
BRQ/	I	Ι	Co-processor VRAM Bus ReQuest . Pin: 6
BACK/	1	0	ACKnowledge from ATLAS of the VRAM bus request.
			Pin: 7
Matrox Confid			MCA ATLAS Specification Din List A 7

A.1.5 Drawing Engine (No DUBIC Mode)

Name	No. of pins	Туре	e Description
VD<63:0>	64	I/O	Video Data bus. These pins are connected to VRAM and DRAM. Pins: 131 136 147 148 149 165 166 167 168 176 177 178 182 183 184 185 195 196 197 203 204 205 206 212 213 214 215 216 224 225 226 232 233 234 235 236 237 8 9 14 15 16 25 26 27 28 34 35 36 37 42 43 44 53 54 62 63 64 65 75 76 77 87 93
VAA<13:0>	14	0	VRAM and DRAM multiplexed Addresses. This bus includes all the addresses that must be generated for all banks of VRAM and DRAM. Refer to Table 6-3 for more information. Pins: 146 164 186 187 188 198 189 199 217 218 3 23 33 94
VAB<6:0>	7	0	VRAM and DRAM multiplexed Addresses. This bus includes all the addresses that are the same for Power Graphic mode (duplicated for load distribution) but are different in VGA mode (for character mode). Refer to Table 6-3 for more information. Pins: 207 208 227 231 22 32 78
RAS<4:0>/	5	0	RAS/ strobe. Used for bank selection. There are five different RAS/ strobes generated by ATLAS. Refer to Table 6-4 for more details. Pins: 47 222 223 238 239
CAS<4:0>/	5	0	 CAS/ strobe. Used for final bank selection during write cycles. There are five different CAS/ strobes generated by ATLAS. Refer to Table 6-5 for more information. Pins: 88 202 4 12 39
OE<4:0>/	5	0	 DT/OE strobe. Used for final bank selection during read cycles. There are five different DT/ strobes generated by ATLAS. Refer to Table 6-5 for more information. Pins: 89 145 194 163 173
WT<7:0>/	9	0	 WriTe strobe. Write strobes are used for pixel selection. Because the minimum pixel size is 8 bits/pixel, there is one strobe per byte. The ninth strobe is unused. Pins: 174 209 219 13 45 46 51 52
DSF< 1 :0>	2	0	 Special Function pin of the VRAM. This pin permits different types of data transfer (split - normal) simultaneously in different banks. Refer to Table 6-6 for more information. Pins: 68 135

A.I.6 Drawing Engine (DUBIC Mode)

BRQ/	1	Ι	Co-processor VRAM Bus ReQuest . Pin: 6
BACK/	1	0	ACKnowledge from the ATLAS of the VRAM bus request. Pin: 7
NC	1	I/O	Not Connected. Pin: 67

A.I.7 Video Interface (No DUBIC Mode)

Name	No of pins	Туре	Description
VIDCLK	1	Ι	Input CLocK for the CRTC and the DT request module in Power Graphic mode. Pin: 229
VIDRST/	1	Ι	VIDeo ReSeT input. Pin: 159
HSYNC/	1	0	Horizontal SYNC. In VGA mode, sync polarity is selected from the VGA control register. In Power Graphic mode, the sync is always active low. Pin: 211
VSYNC/	1	0	Vertical SYNC. In VGA mode, sync polarity is selected from the VGA control register. In Power Graphic mode, the sync is always active low. Pin: 169
BLANK/	1	0	Video BLANK signal. Pin: 193
CDE	1	0	Video CDE signal. Pin: 223
LDCLK	1	0	Video CLocK. Pin: 191
VGAD<6:0>	7	0	VGA Data output. VGAD<7> is multiplexed with VAA<11> . Pins: 194 89 145 24 66 79 95
SC<1:0>	2	0	Serial Clock. Each half-bank is connected to one of these serial clock pins. Pins: 88 202
SOE<1:0>/	2	0	Serial Output Enable control for each bank. Pins: 47 222
EVEN/	1	0	EVEN line signal (used for interlace operation only). The even field is defined as the field that starts with line two, while the odd field starts with line one. Pin: 67
SMUXSL	1	0	Serial MUX Low input select. This pin connects directly to the select pin of the muxes. Pin: 4

A.I.8 Video Interface (DUBIC Mode)

Name	No. of pins	Туре	Description
VIDCLK	1	Ι	Input CLocK for the CRTC and the DT request module in Power Graphic mode. Pin: 229
VIDRST/	1	Ι	VIDeo ReSeT input. Pin: 159
VIDINF<3:0>	4	0	VIDeo INFormation (to DUBIC). Refer to Table 6-7 for more information. Not available in No DUBIC mode. Pins: 191 193 211 169
VGAD<3:0>	4	0	VGA Data output. Pins: 24 66 79 95

A.1.9 Miscellaneous

A.I.9.1 Fixed

Name	No of pins	Type Description
GCLK	1	I Graphic (and host interface) CLocK. Pin: 151
RESET/	1	I This is an active low hard RESET pin. Pin: 119

A.7.9.2 Test

Name	No of pins	Тур	e Description
HIZ	1	Ι	This pin is used to put all bi-directional buffers in tri-state. This pin should be tied to a pull-down resistor on all products. Pin: 108
SCANEN	1	Ι	This is the SCAN chain ENable signal. A '1' on this pin will cause the scan chain to be active. This pin should be tied to a pull-down resistor on all products. Pin: 5
<scanin></scanin>	1	Ι	SCAN chain INput. This is a shared pin. Pin: 6
<scanout></scanout>	1	0	SCAN chain OUTput. This is a shared pin. Pin: 7
<nandtree></nandtree>	• 1	0	Output of the NAND TREE. This is a shared pin. Pin: 109
<ringosc></ringosc>	1	0	Output of the RING OSCillator (the ring oscillator is enabled when the chip is in reset). This is a shared pin. Pin: 158

A.I.9.3 VCC/GND

Name	No of pins	Type Descrip	otion								
PWR	16	Attache	ed to -	-5 Vol	ts.						
		Pins:	21	40	61	81	100	120	132	140	
			160	172	181	190	20 1	220	228	240	
GND	29	29 Attached to GrouND .									
		Pins:	1	2	11	20	31	41	50	59	
			60	71	80	85	92	101	110	121	
			122	130	139	150	161	170	179	180	
			192	200	210	221	230				

A.2 Electrical Specification

A.2.1 Maximum Ratings

- . Storage Temperature: -40° C. to $+125^{\circ}$ C.
- DC Supply Voltage: -0.5 V to +7.0 V
- I/O pin voltage with respect to VSS: -0.5 V to VDD + 0.5 V

A.2.2 DC Specifications

. For VDD = 5.0 + 5%, Ta = 0 to 70° C.

Symbol	Parameter	Conditions	Min.	Typical	Maximum	Units
VIL	Input low voltage				0.8	v
VIH	Input high voltage		2.2			v
VOL	Output low voltage I=IOL				0.4	v
		IOL=0			0.1	v
VOH	Output high voltage I=IOH		2.4			v
		IOH=0	V _{DD} -0.1			v
VT	Switching Threshold	Schmidt buffer (SC) Positive going	1.2		2.4	v
		Schmidt buffer (SC) Negative going	0.6		1.8	V
IIL	Input low current		-10			μA
		With pull up (PU)	-40	-100	-270	μA
IIH	Input high current				10	μA
		With pull down (PD)	40	100	270	μA
ICC	Power supply current				300	mA
IOL	Output low current	Applies to signals with 6 mA drivers			6	mA
		Applies to signals with 9 mA drivers			9	mA
		Applies to signals with 12 mA drivers			12	mA
		Applies to signals with 18 mA drivers			18	mA
		Applies to signals with PCI buffers			33	mA
IOH	Output high current	Applies to signals with 6 mA drivers			-3	mA
		Applies to signals with 9 mA drivers			-4.5	mA
		Applies to signals with 12 mA drivers			-6	mA
		Applies to signals with 18 mA drivers			-9	mA
		Applies to signals with PCI buffers			-12	mA
IOZ	Output tri-state current				10	μA
С	Pin capacitance			10	20	pF

Table A-l: DC Specification

Signal Name	Drive Strength (mA)	Comment	Maximum Load (pF)
A<23:16>	18	PU	70
AD<15:12>	18	PU	loo
AD<11:8>	18	PU	130
D<7:0>	18	PU	130
HADREN/	9	PU	60
HDATAEN<1:0>/	9	PU	40
HWRDIR	18	PU	70
AEN		PU	
MCS16/	18	PU	45
CHRDY	18	PU	45
CHRDYEN/	9	PU	30
RESET/		PU	
REFRESH/			
MRDC/			
MWTC/			
IORC/			
IOWC/		PU	
BALE		PU	
SBHE/		PU	
IRQ	12	Open Drain	120
NMI/	18	PU	240
DECODE<1:0>/	18	PU	70
ISA	18	PU	60
DRQ	18	PU	120
DAK/		PU	
TC		PU	

Table A-2:	Host	Interface	(ISA)	Signal	Buffers
------------	------	-----------	-------	--------	---------

Signal Name	Drive Strength (mA)	Comment	Maximum Load (pF)
PCLK			
PCBE<3:0>		PU	
PAD<3 1 :0>	18	PU	50
PPAR	18	PU	50
PFRAME/		PU	
PTRDY/	PCI		50
PIRDY/		PU	
PDEVSEL/	PCI		50
PSTOP/	PCI		50
PINTA	12	Open Drain	50
PIDSEL		PU	

Table A-3: Host Interface (PCI) Signal Buffers

Signal Name	Drive Strength (mA)	Comment	Maximum Load (pF)
DACRD/	18	PU	40
DACWR/	18	PU	40
ROMEN/	18	PU	40
DEVWR/	18		70
DUBICSL/	18	PU	40
VIWICSL/	18	PU	40
EXPSL/	18	PU	40
CLKGEN<1:0>	18	PU	25

Table A-4: External Device Signal Buffers (ISA)

Signal Name	Drive Strength (mA)	Comment	Maximum Load (pF)
EXTA<6:0>	18	PU	60
EXTD<7:0>	18	PU	70
ROMEN/	18	PU	40
EIRQ/		PU	
DACRD/	18	PU	40
DACWR/	18	PU	40
CLKGEN<1:0>	18	PU	25
EXTALEN	18	PU	50
DEVRST/	18	PU	50

Table A-5: External Device Signal Buffers (PCI)

Signal Name	Drive Strength (mA)	Comment	Maximum Load (pF)
VD<63:0>	18		58
VAA<13,12,8>	18	PU	108
VAA<11,10,7>	18	PU	94
VAA<9,6:0>	18	PU	130
VAB<6:0>	18	PU	122
RAS<1:0>/	18	PU	93
CAS<1:0>/	18	PU	93
OE<1:0>/	18	PU	93
WT<7:0>/	18	PU	58
DSF<1:0>	18	PU	100
BRQ/		PU	
BACK/	18		30

Table A-6: Drawing Engine Signal Buffers (No DUBIC)

Signal Name	Drive Strength (mA)	Comment	Maximum Load (pF)
GCLK			
VD<63:0>	18		58
VAA<13,12,8>	18	PU	108
VAA<11,10,7>	18	PU	94
VAA<9,6:0>	18	PU	130
VAB<6:0>	18	PU	122
RAS<4:0>/	18	PU	93
CAS<4:0>/	18	PU	93
OE<4:3>/	18	PU	44
OE<2>/	18	PU	79
OE<1:0>/	18	PU	93
WT<7:0>/	18	PU.	58
DSF<1:0>	18	PU	100
BRQ/		PU	
BACK/	18		30

Table A-7: I	Drawing	Engine	Signal	Buffers	(DUBIC)
--------------	---------	--------	--------	---------	---------

Signal Name	Drive Strength (mA)	Comment	Maximum Load (pF)
VIDCLK/			
VIDRST/		PU	
HSYNC/	18	PU	40
VSYNC/	18	PU	40
BLANK/	18	PU	40
CDE	18	PU	40
LDCLK	9	PU	40
VGAD<6:0>	18	PU	51
SC< 1:0>	18	PU	93
SOE< 1 :0>/	18	PU	93
EVEN/	9	PU	40
SMUXSL	18	PU	93

 Table A-8: Video Interface Signal Buffers (No DUBIC)

Signal Name	Drive Strength (mA)	Comment	Maximum Load (pF)
VIDCLK			
VIDRST/		PU	
VIDINF<2:0>	18	PU	40
VIDINF<3>	9	PU	40


 Table A-9: Video Interface Signal Buffers (DUBIC)

Signal Name	Drive Strength (mA)	Comment	Maximum bad (pF)
GCLK			
RESET/		PU	
HIZ		PD	
SCANEN		PD	
<scanin></scanin>		PU	
<scanout></scanout>	18		30
<nandtree></nandtree>	18		70
<ringosc></ringosc>	18	PU	70
Power pins			
Ground pins			

Table A-10: Miscellaneous Signal Buffers

A.2.3 AC Specifications


A.2.3.1 GCLK



Signal	Min	Max I	Description
tGl	20 ns	28 ns	GCLK period
tG2	8 ns		GCLK high
tG3	8 ns		GCLK low

A.2.3.2 Host Interface Timing

The host interface waveforms and parameter lists are found on the pages which follow.





Ref.	Min (ns) A	Iax (ns)	Comments	Notes
l Su 1	20		aen → iorc/ iowc/ LOW	
Th2	15		aen (HOLD) → iorc/ iowc/ HIGH	
Tsu3	40		refreshN → mrdc/ LOW	
Th4	6		refreshN (HOLD) \rightarrow mrdc/ HIGH	
Tsu5	15		decode< 1 :0>/ \rightarrow mwtc/ mrdc/ iorc/ iowc/ LOW	
Th6	5		decode<1:0>/ (HOLD) → mwtc/mrdc/iorc/iowc/ HIGH	(1) (4)
Tsu7	10		decode<1:0>/→ bale LOW	
Th7	3		decode<1:0>/ (HOLD) → bale LOW	
Tsu8	14		sbhe/ → mwtc/ mrdc/ iorc/ jowc/ LOW	(1)
Th9	10		sbhe/ (HOLD) \rightarrow mwtc/ mrdc/ iorc/ iowc/ HIGH	(1)
Tsu14	19		ad<15:0> (ADDR) \rightarrow mwtc/ mrdc/ iorc/ iowc/ LOW	(1)
Th14	10		ad<15:0> (ADDR) (HOLD) \rightarrow mwtc/ mrdc/ iorc/ iowc/ LOW	(1)
Tsu15	6		ad<15:0> (ADDR) \rightarrow bale LOW	(1)
Th15	5		ad<15:0> (ADDR) (HOLD) \rightarrow bale LOW	(1)
Tsu16	19		adc23: 16> (ADDR) → mwtc/mrdc/iorc/iowc/ LOW	(1)
Th17	10		ade23:16> (ADDR) (HOLD) \rightarrow mwtc/ mrdc/ iorc/ iowc/ HIGH	(1) (4)
Tsu18	6		ad<23:16> (ADDR) \rightarrow bale LOW	(1)
Th18	5		$ad<23:16>(ADDR) \rightarrow bale LOW$ $ad<23:16>(ADDR) (HOLD) \rightarrow bale LOW$	(1)
Tsu19	20		bale HIGH → mwtc/mrdc/iorc/iowc/ LOW	
Th20	15		bale LOW (HOLD) → mwtc/mrdc/ iorc/ iowc/ HIGH	
Ta21	8		bale HIGH	
Tde122	55		mwtc/mrdc/iorc/iowc/ HIGH \rightarrow bale LOW	(15)
Ta24	85		mwtc/mrdcl iorc/ iowc/ ACTIVE	(13)
1424	3*gclk+13			(10)
	130		iowc/ ACTIVE	(2)
	215		iorc/ ACTIVE	(5)
Tr24	65		mwtc/mrdc/jorc/jowc/ RECOVERY	(18)
	2*gclk+15			
	3*gclk+250		mwtc/mrdc/iorc/iowc/ RECOVERY	(9)
Tsu25	20		ad<15:0> (DATA) → mwtc/ iowcl HIGH	
	10		ad<15:0> (DATA) \rightarrow iowc/ HIGH	(2)
Th25	5		ad<15:0> (DATA) (HOLD) → mwtc/ iowc/ HIGH	
	5		ad<15:0> (DATA) (HOLD) → iowc/ HIGH	(2)
Tde126		51	$mwtc/LOW \rightarrow ad<7:0> (DATA)$	(8)
Tpd27		60	mrdcl jorc/ LOW \rightarrow adc 15:0> (OUTPUT DATA)	
T		120	iorcl LOW \rightarrow ad<7:0> (OUTPUT DATA)	(5)
Tpa27	3	60	mrdc/ iorcl LOW \rightarrow ad<15:0> (DATA) ACTIVE	(16)
r '	3	120	iorc/ mrdcl LOW \rightarrow ad<7:0> (DATA) ACTIVE	(16) (5) (7)
Tpz28	3	20	mrdc/iorc/ HIGH \rightarrow ad<15:0> (DATA) TRISTATE	(16)
Tpi28	0		mrdcl jorc/ HIGH \rightarrow ad<15:0> (DATA) invalid	
Tde129		0	chrdy \rightarrow ad<15:0> (OUTPUT DATA)	
100127		60	childy \rightarrow ad<7:0> (OUTPUT DATA)	(7)
Tpd30	+ +	29	$mwtc/mrdc/iorc/iowc/ LOW \rightarrow chrdy LOW$	(5) (6) (7) (8)
i puso		29	$\frac{\text{mwtc}}{\text{mrdc}} \frac{\text{mrdc}}{\text{lorc}} \frac{10\text{wc}}{10\text{wc}} \frac{100\text{w}}{100\text{wc}} \rightarrow \frac{100\text{wc}}{100\text{wc}} \frac{100\text{wc}}{100\text{wc}}$	
Th3 1	0	21	mwtc/mrdc/iorcliowc/LOW (HOLD) → chrdy HIGH	
111.7 1	U	25	$\frac{\text{mwtc/mrdc/iorc/iowc/LOW (HOLD)} \rightarrow \text{chrdy HIGH}}{\text{mwtc/mrdc/iorc/iowc/LOW} \rightarrow \text{chrdyen LOW}}$	(1)
Tpd32				

Ref.	Min (ns)	Max (ns) (Comments	Notes
Tpd35		18	adc23: $17>(ADDR) \rightarrow mcs16/$	(1)
Tpd36		18	decode< 1:0>/ \rightarrow mcs 16/	
Tpd38		70	mwtc/ mrdc/ HIGH \rightarrow mcs 16/ valid	
Tpd39	4		mwtc/mrdc/LOW \rightarrow mcs 16/HIGH	
Tsu45	0		hwrdir →hdataen<1:0>/ LOW	(15)
Th46	0		hwrdir (HOLD) \rightarrow hdataen<1:0>/ HIGH	(15)
Tpd47	2*gclk+40		mwtc/iowc/LOW \rightarrow hdataen<1:0>/LOW	(15) (13) (2)
		30	mwtc/LOW \rightarrow hdataen<0>/LOW	(15) (8)
		118	mrdc/iorc/LOW \rightarrow hdataen<1:0>/LOW	(15) (5) (7)
		50	mwtc/mrdc/iorc/iowc/LOW \rightarrow hdataen<1:0>/LOW	(15) (17) (14)
Tpd48		17	mwtc/mrdc/iorc/iowc/HIGH→hdataen<1:0>/HIGH	(15)
Tpd49	0	35	mwtc/mrdc/iorc/iowc/LOW \rightarrow hadren/HIGH	(15)
Tpd50		34	mwtc/ mrdc/ iorc/ iowc/ HIGH \rightarrow hadren/ LOW	(15)
Tdel51	3		hadren/HIGH \rightarrow hdataen<1>/LOW	(15)
Tdel52	1		hdataen<1>/ HIGH \rightarrow hadren/ LOW	(15)
Tdel53	0		ad<15:8> (OUTPUT DATA) TRISTATE \rightarrow hadren/LOW	(15)
Tdel54	3		hadren/HIGH \rightarrow ad<15:8> (OUTPUT DATA) ACTIVE	(15)
Th55	0		ad<15:0> valid (DATA) (HOLD) \rightarrow hdataen<1:0>/ HIGH	(15)
Th57	0		ad<15:8> valid (ADDR) (HOLD) \rightarrow hadren/HIGH	(15) (1)
Tsu58	2*gclk+70		$tc \rightarrow iowc/HIGH$	(2)
Th58	-41		tc (HOLD) \rightarrow iowc/ HIGH	(2)
Tsu59	100		$dak/ \rightarrow iowc/ LOW$	(2)
Th60	45		$dak/(HOLD) \rightarrow iowc/HIGH$	(2)
Tpd61	2	50	iowc/LOW \rightarrow drq LOW	(2)
Tpd62		33	$tc \rightarrow drq LOW$	(2)
Tdel63	10		drg LOW \rightarrow drg TRISTATE	(2)
Tdel64	14*gclk		irq LOW \rightarrow irq HIGH	(3) (11) (19)
Tpd65		3*gclk+35	$mwtc/HIGH \rightarrow isa$	(3) (19)
Ta66	1 μs		reset ACTIVE	(3) (12) (19)

Table A-11: Host Interface Parameter List

Notes:

- (1) ISA timing
- (2) DMA timing
- (3) The timing appears only as a note, and isn't shown in the diagram.
- (4) Necessary only for cycles in which there is no BALE.
- (5) VGA I/O read.
- (6) VGA I/O write.
- (7) VGA frame buffer read.
- (8) VGA frame buffer write.
- (9) After a **CONFIG** or OPMODE register write.
- (10) Narrow decode only.
- (11) Edge-triggered interrupt mode.
- (12) The timing is also a function of the pull-up or pull-down, and the load.
- (13) Write cycle.
- (14) Read cycle.
- (15) Must be considered only when hadren/ and hdataen/ are used.

MGA ATLAS Specification

- (16) Can be ignored if hadren/ and hdataen/ are used, since an equivalent timing is guaranteed (as long as external buffers respect the constraints mentioned in Section 6.2.1.4).
- (17) Write cycles without wait states.
- (18) Choose the greater of the two values listed.
- (19) These timings are not shown in the corresponding waveform.

Timing Conditions




Figure A-3: Host PCI Output Waveform


Figures A-2 and A-3 define the conditions under which timing measurements are made. The component test guarantees that all timings are met with minimum clock slew rate (slowest edge) and voltage swing. The design guarantees that minimum timings are also met with maximum clock slew rate (fastest edge) and voltage swing. **The design** also guarantees proper input operation for input voltage swings and slew rates that exceed the specified timing conditions.


Symbol	5 V Signalling	units
V _{th}	2.4	V
Vtl	0.4	V
V _{test}	1.5	V
V _{max}	2.0	V
Input signal edge rate	1 V / ns	

Vmax specifies the maximum peak-to-peak	waveform allowed	for testing	input timi	ng.
---	------------------	-------------	------------	-----

Symbol	Parameter	Min	Max	Units	Notes
t _{val}	CLK to Signal valid delay (bussed signals)	2	11	ns	(3) (2)
bn	Float to Active delay	2		ns	(3)
toff	Active to Float delay		28	ns	(3)
tsu	Input Setup time to CLK (bussed signals)	7		ns	(1)
th	Input Hold time from CLK	0		ns	(1)

- (1) Refer to Figure A-2.
- (2) Minimum times measured with 0 **pF** equivalent load. Maximum times measured with 50 **pF** equivalent load. Actual test capacitance may vary. Correlate results to these specifications.
- (3) Refer to Figure A-3.








Figure A-5: External Device Interface Waveform (ISA)




Figure A-6: External Device Interface Waveform (PCI)




Figure A-7: BIOS ROM (PCI Configuration)

Ref.	Min (ns)	Max (ns)	Comments	Notes
Ta200	320		expsl/ ACTIVE (ISA)	
			romenN (for expslN) (ACTIVE pulse) (PCI)	
	140		dacrd/ dacwr/ viwicsl/ dubicsl/ ACTIVE (ISA)	
			dacrdN, dacwrN, romenN (for viwicslN, dubicslN) (ACTIVE pulse) (PCI)	
Tr200	60		expsl/dacrd/dacwr/viwicsl/dubicsl/ RECOVERY (ISA)	
			dacrdN, dacwrN, romenN (RECOVERY pulse) (PCI)	
Tsu20 1	10		$devwr/ \rightarrow expsl/ viwicsl/ dubicsl/ LOW (ISA)$	
			exta<6>(devwrN)→romenN (LOW) (PCI)	
Th201	10		devwr/ (HOLD) \rightarrow expsl/ viwicsl/ dubicsl/ HIGH (ISA)	
			exta<6>(devwrN) (HOLD) → romenN (HIGH) (PCI)	
Tsu202	10		ad<15:0> (ADDR) \rightarrow expsl/ viwicsl/ dubicsl/ dacrd/ dacwr/ LOW (ISA)	
			exta<5:4,1:0> \rightarrow dacrdN, dacwrN, romenN (LOW) (wr/rd) (PCI)	
Th202A	15		ad<15:0> (ADDR) (HOLD) \rightarrow expsl/ viwicsl/ dubicsl/ dacwr/ HIGH (ISA)	(1)
			exta<5:4,1:0> (HOLD) → dacwrN, romenN (HIGH) (WRITE) (PCI)	
Th202B	150		ad<15:0> (ADDR) (HOLD) \rightarrow expsl/ viwicsl/ dubicsl/ dacrd/ LOW (ISA)	(2)
			exta<5:4,1:0> (HOLD) \rightarrow dacrdN, romenN (LOW) (read) (PCI)	
Tsu203	100		ad<7:0> (OUTPUT DATA) → expsl/ HIGH (ISA)	
			exdt<7:0> \rightarrow romenN (for expslN) (HIGH) (write) (PCI)	
	50		ad<7:0> (OUTPUT DATA) \rightarrow viwicsl/ dubicsl/ dacwr/ HIGH (ISA)	
			exdt<7:0> \rightarrow dacwrN, romenN (for viwicslN, dubicslN) (HIGH) (write) (PCI)	
Th203	15		ad<7:0> (OUTPUT DATA) (HOLD) \rightarrow expsl/ viwicsl/ dubicsl/ dacwr/ HIGH (ISA)	
			extd<7:0> (HOLD) \rightarrow dacwrN, romenN (HIGH) (write) (PCI)	
Tpa204	2		expsl/viwicsl/dubicsl/dacrd/LOW \rightarrow ad<7:0> (INPUT DATA) ACTIVE	
Tpd204	2	300	expsl/LOW \rightarrow ad<7:0> (INPUT DATA) (ISA)	
•			romenN (for expslN) (LOW) → extd<7:0> (VALID) (read) (PCI)	
	2	90	viwicsl/ dubicsl/ dacrd/ LOW \rightarrow ad<7:0> (INPUT DATA) (ISA)	
	-	20	dacrdN, romenN (for viwicslN, dubicslN) (LOW) → extd<7:0> (VALID) (read) (PCI)	
Tpz204	2	40	expsl/ HIGH \rightarrow ad<7:0> (INPUT DATA) TRISTATE (ISA)	
192201	2	10	romenN (for expsiN) (HIGH) \rightarrow extd<7:0> (TRISTATE) (read) (PCI)	
	2	25	viwicsl/dubicsl/dacrd/ HIGH \rightarrow ad<7:0> (INPUT DATA) TRISTATE (ISA)	
	2	25	dacrdN, romenN (for viwicslN, dubislN) (HIGH) \rightarrow extd<7:0> (TRISTATE) (read) (PCI)	
Tpd205		10*gclk-50		(2)
1 pu203		200	romen/LOW \rightarrow ad<7:0> (DATA)	I ⁽³⁾
Tpa205	2	200	reman (LOW) and Tich (DATA) ACTIVE	
Tpz205	2	60	romen/LOW \rightarrow ad<7:0> (DATA) ACTIVE	
Tpd205	2	200	romen/ HIGH \rightarrow ad<7:0> (DATA) TRISTATE	(2)
1 pu200	0		ad<15:0> (OUTPUT ADDR) \rightarrow ad<7:0> (DATA)	(3)
Tsu207	0 115	1 0*gcl k-50	haten / LOW _ sered / LUCH	+
150207			hdataen/LOW \rightarrow expsl/ HIGH	+
Th 207	65		hdataen/LOW \rightarrow viwicsl/dubicsl/dacwr/HIGH	
Th207	15	+	hdataen/ LOW (HOLD) → viwicsl/dubicsl/ dacwr/ expsl/ HIGH	+
Ta208	6	I	extalen(HIGH) ACTIVE	

Ref.	Min (ns)	Max (ns)	Comments	Notes
Tsu209	2		extd<7:0>→ extalen (LOW)	
Th209	3		extd<7:0> (HOLD) → extalen (LOW)	
Tdelm2 10	6.30		extalen (LOW) \rightarrow romenN (LOW)	
Tdelm2 11	4.80		romenN (HIGH) \rightarrow extalen (HIGH)	
Tpd212	0	200	exta<6:0>→extd<7:0> (DATA)	
Tpd213	0	75	romenN (LOW) \rightarrow extd<7:0> (DATA)	
Tpam213	0		romenN (LOW) → extd<7:0> (ACTIVE)	
Tpz213	0	60	romenN (LOW) \rightarrow extd<7:0> (TRISTATE)	
Tpd214	0	200	extalen (LOW) → extd<7:0> (DATA)	
Tsu215	6.80		extalen (HIGH) \rightarrow romenN (LOW) when NOT BIOSROM	
Th215	5.30		extalen (HIGH HOLD) \rightarrow romenN (HIGH) when NOT BIOSROM	
Tsu216	6.80		exta<3:2> \rightarrow romenN (LOW) when NOT BIOSROM	
Th216	5.30		exta<3:2> (HOLD) \rightarrow romenN (HIGH) when NOT BIOSROM	

Table A-13: External Device Parameter List

Notes:

- (1) Write cycle.
- (2) Read cycle.
- (3) Choose the lesser of the two values listed.

A.2.3.3 Power Graphic Mode VRAM Interface Timing

The MGA Power Graphic Mode **VRAM** interface timing diagrams and parameter lists are found on the pages which follow. This timing data is based on 80 ns **VRAMs**, with the MCTLWTST register programmed to **C4001010h**.




Figure A-8: BRQ Back Timing

Name	Min. (ns) M	lax.
tBRQ	5	23
tBACK	5	25
SU BRQ	0	
HD_BRQ	4	

Table A-14: BRQ Back Timing Parameter List




Figure A-9: Data Transfer Cycle Waveform

Name	Min.	(ns)	Max.	Comments
Tgclk	20			GCLK period
tAR	50			Column address hold time after RAS/ low
tASC	10			Address setup time before CAS/ low
tASR	15			Address setup time before RAS/ low
tCAH	13			Address hold time after CAS/ low
tCAL	28			Column address to CAS/ high
tCAS	19			CAS/ pulse width
tCRP	19			CAS/ high before RAS/ low precharge time
tFHR	134			DSF hold time after RAS/ low (CAS/ one - block write)
tFSR	19			DSF setup time before RAS/ low
tOFF	0		120	Output buffer turn-off delay from CAS/
tRAL	40			Column address to RAS/ high
tRAS	94			RAS/ pulse width
tRC	156			Random read cycle time
tRCD	72			RAS/ low to CAS/ low delay time
tRP	55			RAS/ precharge time
tRSH	21			RAS/ hold time after CAS/
tRWH	49			Write hold after RAS/ low
tTLH	51			DT/ hold time after RAS/ low
tTLS	18			DT/ setup time before RAS/ low
tWSR	22			Write set up to RAS/ low

 Table A-15: Data Transfer Cycle Parameter List




Figure A-10: Hyper Page Read Cycle Waveform

Matrox Confidential

Name	Min. (ns)	Max.	Comments
Tgclk	20		GCLK period
HD_DQ	2		DQ hold after GCLK
SU_DQ	4		DQ setup time before GCLK
tAR	90		Column address hold time after RAS/ low
tASC	10		Address setup time before CAS/ low
tASR	15		Address setup time before RAS/ low
tCAA	0	31	Access time from column address
tCAC	0	16	Access time from CAS/
tCAH	13		Address hold time after CAS/ low
tCAL	28	<u></u>	Column address to CAS/ high
tCAP	0	35	Access time from CAS/ precharge
tCFH	56		DSF hold time after CAS/ low
tCP	14		CAS/ precharge time (fast page mode)
tCPN	94		CAS/ precharge time (not fast page mode)
tCRP	79		CAS/ high before RAS/ low precharge time
tCSH	90		CAS/ hold time after RAS/
tDHC	0	16	Data hold time (to CAS/)
tDOEL	18		Delay time data to OE/ low
tFSC	94		DSF setup time before CAS/ low
tFSR	19		DSF setup time before RAS/ low
tHCAS	19		Hyper Page mode CAS/ pulse width
tHPC	40		Hyper Page mode cycle time
tOEA	0	75	Access time from OE/
tOECH	72		CAS/ hold from OE/ low
tOEZ	0	20	Output buffer turn-off delay from OE/
tOFF	0	39	Output buffer turn-off delay from CAS/
tOFR	0	17	Output disable time from RAS/ high (Hyper Page mode)
tRAC	0	93	Access time from RAS/
tRAD	62		RAS/ low to column address delay time
tRAH	50		Address hold time after RAS/ low
tRAL	53		Column address to RAS/ high
tRASP	154		RAS/ pulse width (fast page mode)
tRC	216		Random read cycle time
tRCD	72		RAS/ low to CAS/ low delay time
tRCH	32		Read command hold time after CAS/ high
tRCS	93		Read command Setup time before CAS/ low
tRFH	174		DSF hold time after RAS/ low
tRP	60		RAS/ precharge time
tRRH	10		Read command hold time referenced to RAS/
tRSH	37		RAS/ hold time after CAS/
(TLH	13		DT/ hold time after RAS/ low
tTLS	20		DT/ Setup Time before RAS/ low
tWEZ	0	2	Output disable time from WT / low (Hyper Page mode)
tWPZ	15		Write command pulse width (to turn 00-7 Z)
tWSR	18		Write set up to RAS / low

 Table A-16: Hyper Page Read Cycle Parameter List




Figure A-11: Page Read Cycle waveform

Name	Min (ns)	Max	Comments
Tgclk	20		GCLK period
HD_DQ	2		DQ hold after GCLK
SU_DQ	4		DQ setup time before GCLK
tAR	110		Column address hold time after RAS/ low
tASC	10		Address setup time before CAS/ low
tASR	15		Address setup time before RAS/ low
tCAA	0	31	Access time from column address
tCAC	0	16	Access time from CAS/
tCAH	13		Address hold time after CAS/ low
tCAL	48		Column address to CAS/ high
tCAP	0	35	Access time from CAS/ precharge
tCAS	33		CAS/ pulse width
tCFH	36		DSF hold time after CAS/ low
tCP	14		CAS/ precharge time (fast page mode)
tCPN	94		CAS/ precharge time (not fast page mode)
tCRP	59		CAS/ high before RAS/ low precharge time
tCSH	110		CAS/ hold time after RAS/
tDOEL	41		Delay time data to OE/ low
tFHR	174		DSF hold time after RAS/ low (CAS/ one - Block Write)
tFSC	94		DSF setup time before CAS/ low
tFSR	19		DSF setup time before RAS/ low
tOEA	0	35	Access time from OE/
tOEZ	0	21	Output buffer turn-off delay from OE/
tOFF	0	14	Output buffer turn-off delay from CAS/
tPC	60		Fast page mode cycle time
tRAC	0	93	Access time from RAS/
tRAD	62		RAS/ low to column address delay time
tRAH	50		Address hold time after RAS/ low
tRAL	53		Column address to RAS/ high
tRASP	174		RAS/ pulse width (fast page mode)
tRC	236		Random read cycle time
tRCD	72		RAS/ low to CAS/ low delay time
tRCH	32		Read command hold time after CAS/ high
tRCS	13		Read command setup time before CAS/ low
tRFH	174		DSF hold time after RAS/ low
tRHCP	57		RAS/ hold time from CAS/ precharge (Fast Page Mode)
tROH	116		RAS/ hold time referenced to OE/
tRP	60		RAS/ precharge time
tRRH	30		Read command hold time referenced to RAS/
tRSH	37		RAS/ hold time after CAS/
tTLH	53		DT/ hold time after RAS/ low
tTLS	20		DT/ setup time before RAS/ low
tWSR	16		Write set up to RAS/ low

 Table A-17: Page Read Cycle Parameter List





Figure A-12: Page Write Cycle Waveform

Name	Min (ns)	Comments
Tgclk	20	GCLK period
tAR	90	Column address hold time after RAS/ low
tASC	10	Address setup time before CAS/ low
tASR	15	Address setup time before RAS/ low
tCAH	13	Address hold time after CAS/ low
tCAL	28	Column address to CAS/ high
tCAS	19	CAS/ pulse width
tCFH	16	DSF hold time after CAS/ low
tCP	14	CAS/ precharge time (fast page mode)
tCPN	94	CAS/ precharge time (not fast page mode)
tCRP	59	CAS/ high before RAS/ low precharge time
tCSH	90	CAS/ hold time after RAS/
tCWL	17	Write command to CAS/ lead time
tDHC	15	Data hold time (to CAS/)
tDHR	89	Data hold time after RAS/ low
	15	Data hold time (to WT/)
tDHW tDSC	4	Data setup to CAS/
	2	Data setup to WT/
tDSW		DSF hold time after RAS/ low (CAS/ one - Block Write)
tFHR	<u> </u>	DSF setup time before CAS/ low
tFSC		
tFSR	19	DSF setup time before RAS/ low
tMCH	10	Masked write hold time referenced to CAS/
tMCS	13	Masked write setup time
tMH	49	Write mask hold time after RAS/ low
tMRH	10	Masked write hold time referenced to RAS/
tMS	4	Write mask setup time before RAS/ low
tOEH	20	OE/ high hold time after w 1/ low (OE/ controlled write)
tPC	40	Fast page mode cycle time
tRAD	62	RAS/ low to column address delay time
tRAH	50	Address hold time after RAS/ low
tRAL	38	Column address to RAS/ high
tRASP	134	RAS/ pulse width (fast page mode)
tRC	196	Random read cycle time
tRCD	72	RAS/ low to CAS/ low delay time
tRCH	12	Read command hold time after CAS/ high
tRCS	13	Read command setup time before CAS/ low
tRFH	54	DSF hold time after RAS/ low
tRP	60	RAS/ precharge time
tRSH	20	RAS/ hold time after CASI
tRWH	49	Write hold after RAS / low
tRWL	20	Write command to RAS/ lead time
tTDD	72	OE/ high to data low impedance delay time
tTLH	133	DT/ hold time after RAS/ low
tTLS	20	DT/ setup time before RAS/ low
tWCH	15	Write command hold time after CAS/ low
tWCS	0	Write command setup time before CAS/ low
tWP	15	Write command pulse width
tWSR	22	Write set up to RAS/ low


Table A-18: Page Write Cycle Parameter List



Matrox Confidential

Name	Min (ns)	Max	Comments
Tgclk	20		GCLK period
tCHR	90		CAS/ low after RAS/ low hold time (C-R rfh)
tCRP	59		CAS/ high before RAS/ low precharge time
tCSR	19		CAS/ low to RAS/ low set up time (CAS/ before RAS/ refresh)
tFHR	114		DSF hold time after RAS/ low (CAS/ one - Block Write)
tFSR	19		DSF setup time before RAS/ low
tOEZ	0	160	Output buffer turn-off delay from OE/
tOFF	0	160	Output buffer turn-off delay from CAS/
tRAS	94		RAS/ pulse width
tRC	156		Random read cycle time
tRCP	52		RAS/ high to CAS/ low precharge (C-R rfh)
tRP	60		RAS/ precharge time
tRST	87		Split transfer hold time referenced to RAS/
tRWH	129		Write hold after RAS/ low
tSTS	47		QSF to RAS/ low delay time
tTLS	80		DT/ setup time before RAS/ low
tWSR	22		Write set up to RAS/ low

Table A-19: Refresh Cycle Parameter List





Name	Min (ns)	Max	Comments	
Tgclk	20		GCLK period	
HD_DQ	2		DQ Hold after GCLK	
SU_DQ	4		DQ Setup time before GCLK	
tAR	90		Column Address Hold Time after RAS/ Low	
tASC	10		Address Setup Time before CAS/ low	

Name	Min (ns)	Max	Comments
tASR	15		Address setup time before RAS/ low
tCAA	0	31	Access time from column address
tCAC	0	16	Access time from CAS/
tCAH	13		Address hold time after CAS/ low
tCAL	28		Column Address to CAS/ high
tCAS	19		CAS/ pulse width
tCFH	56		DSF Hold Time after CAS/ low
tCP	14		CAS/ precharge time (fast page mode)
tCPN	94		CAS/ precharge time (not fast page mode)
tCRP	19		CAS/ high before RAS/ low precharge time
tCSH	110		CAS/ hold time after RAS/
tCWL	17		Write command to CAS/ lead time
tDHC	15		Data hold time (to CAS/)
tDHR	189		Data hold time after Ras/ Low
tDHW	15		Data hold time (to WT/)
tDSC	0		Data setup to CAS/
tDSW	0		Data setup to WT/
tFSR	39		DSF setup time before RAS/ low
tMCH	32		Masked write hold time referenced to CAS/
tMCS	113		Masked write setup time
tMH	10		Write mask hold time after RAS/ low
tMRH	30		Masked write hold time referenced to RAS/
tMS	4		Write mask setup time before RAS/ low
tODS	55	· · · · · · · · · · · · · · · · · · ·	Output disable setup time
tOEA	0	15	Access time from OE/
tOEH	39		OE/ high hold time after WT/ low (OE/ contolled write)
tOEZ	0	20	Output buffertTurn-off delay from OE/
tOFF	0	19	Output buffer turn-off delay from CAS/
tPC	60		Fast page mode cycle time
tRAC	0	93	Access time from RAS/
tRAD	62		RAS/ low to column address delay time
tRAH	50		Address hold time after RAS/ low
tRAL	38		Column address to RAS/ high
tRASP	334		RAS/ pulse width (fast page mode)
tRC	396		Random read cycle time
tRCD	72		RAS/ low to CAS/ low delay time
tRCH	32		Read command hold time after CAS/ high
tRCS	13		Read command setup time before CAS/ low
tRFH	374		DSF hold time after RAS/ low
tRP	60		RAS/ precharge time
tRSH	20		RAS/ hold time after CAS/
tRWH	49		Write hold after RAS/ low
tRWL	20		Write command to RAS/ lead time
tTDD	20		OE/ high to data low impedance delay time
tTLH	73		DT/ hold time after RAS/ low
tTLS	20		DT/ setup time before RAS/ low
tWCH	15		Write command hold time after CAS/ low
tWCS	0		Write command setup time before CAS/ low
tWP	15		Write command pulse width
1 6 77 8	1.7		while communic parse what

Table A-20: Page Read-Modify-Write Cycle Parameter List

MGA ATLAS Specification

A.2.3.4 VGA Mode VRAM Interface Timing

Notes:

- (1) In the tables which follow, **t**_s, **t**_h and **t**_l are the period of VIDCLK, VIDCLK high pulse width, and VIDCLK low pulse width, respectively.
- (2) A = Standard Modes (CPU Writes),
 - High-resolution 256-Color Modes (CPU Writes during Blank) (4)
 - B = High-Resolution **256-Color** Modes (CPU Writes) (4)
 - C = Low Frequency Sequence (Display Reads), High-resolution **256-Color** Mode (CPU Reads during Blank) (4)
 - D = Low Frequency Sequence (Catch Up Display Reads)
 - E = Low Frequency Sequence (CPU Reads)
 - F = High Frequency Sequence (Display Reads)
 - G = High Frequency Sequence (Catch Up Display Reads)
 - H = High Frequency Sequence (CPU Reads)
 - I = High-resolution 256-Color Mode (CPU Reads during Video) (4)
 - J = High resolution **256-Color** Mode (Display Reads) (4)
- (3) The 'VRAM' column represents the timing that the VRAM must respect in order to support Super VGA modes.
- (4) For 1024 x 768 x 16 NI at 65 MHz, the pixel clock is divided by two, so high-resolution **256-color** mode cycles have twice the number of clocks.
- (5) The WTN signals are high for at least one full cycle prior to the one indicated.
- (6) The WTN signals are high for at least one full cycle after the one indicated.




Figure A-15: Video Dynamic RAM Write Cycles

		Mode	(1) (2)	VRA	M (3)
		A	В	Min	Max
tv1	Row address setup time to RASN low	2ts	ts+th	0	
tv2	Row address hold time from RASN low	ts	tl	10	
tv3	Column address setup time to CASN low	th	th	0	
tv4	Column address hold time from CASN low	ts	tl	15	
tv5	RASN low duration	5ts	3ts	80	10000
tv6	RASN high duration	3ts	t _l +2t _s	60	
tv7	RASN to CASN low delay	ts+th	ts	20	
tv8	CASN low duration	5ts	3ts	2 0	10000
tv9	Write data setup time to WTN low	tı+4ts	4ts+th	0	
tv10	Write data hold time from WTN low	3ts+th	tl+5ts	20	
tv11	WTN to RASN high lead time	2ts	ts	20	
tv12	WTN low duration	4ts	2ts	20	
tv13	Column address hold, referenced to RASN	2t _s +t _h	tl+ts	45	
tv14	RASN hold time	t _l +3t _s	2ts	20	
tv15	CASN hold time	6ts+th	4ts	80	
tv16	Column address to RASN lead time	4ts	2ts+th	4 0	
tv17	CASN to RASN precharge	tı+ts	tı+ts	10	
tv18	Random read/write cycle time	8ts	tl+5ts	150	
tv19	WTN to CASN lead time	3ts+th	2ts	20	
tv20	OEN command hold time	3ts+th	tl+3 ts	20	-

Table A-21: Video Dynamic RAM Write Cycles




Figure A-16: Video Dynamic RAM Read Cycles

			Mode (1)(2)					VRA	AM (3)	
		С	D	E	F	G	H	Ι	Min	Max
tvl	Row address setup time to RASN low	2ts	2ts	2ts	ts	2ts	2ts	ts+th	0	
tv2	Row address hold time from RASN low	ts	ts	ts	ts	ts	ts	tı	10	
tv3	CASN setup time to CASN low	th	th	th	th	th	th	եր	0	
tv4	CASN hold time from CASN low	ts	ts	ts	ts	ts	ts	tı	15	
tv5	RASN low duration	3ts	3ts	5ts	4ts	4ts	5ts	3ts	80	10000
tvб	RASN high duration	5ts	3ts	3ts	4ts	3ts	3ts	t _l +2t _s	60	
tv7	RASN to CASN low delay	ts+th	ts+th	ts+th	ts+th	ts+th	ts+th	ts	20	
tv8	CASN low duration	3ts	3ts	5ts	4ts	3ts	5ts	3ts	20	10000
tv13	Column address hold referenced to RASN	2ts+th	2ts+th	2ts+th	2ts+th	2t _s +t _h	2ts+th	tı+ts	45	
tv14	RASN hold time	tı+ts	tı+ts	tı+3ts	tl+2ts	tı+ts	tı+3ts	2ts	20	
tv15	CASN hold time	4ts+th	4ts+th	6ts+th	5ts+th	5t _s +t _h	6ts+th	4ts	80	
tv16	Column address to RASN lead time	2ts	2ts	4ts	3ts	3ts	4ts	2ts+th	40	
tv17	CASN to RASN precharge	3ts+ti	ts+tį	tl+ts	tl+2ts	tl+ts	tl+ts	tl+ts	10	
tv18	Random read/write cycle time	8ts	6ts	8ts	8ts	7ts	8ts	tı+5ts	150	
tv21	Access time from RASN								80	
tv22	Access time from column address								40	
tv23	DRAM access time from CASN low									20
tv24	OEN to DRAM data output delay									20
tv25	Output buffer turn off time from CASN									20
tv26	Output buffer turn off time from OEN									20
tv27	RASN hold time referenced to OEN	tı	tı	tı+2ts	tl+t _s	tl+ts	tı+2ts	ts+th	20	
tv28	Row command setup	(5)	2ts+2th	(5)	(5)	3t _s +t _h	(5)	(5)	0	
tv29	Read command hold time referenced to RASN	(6)	6ts	(6)	6ts	6ts	(6)	(6)	10	
tv30	Read command hold time	(6)	t _l +4t _s	(6)	tı+4ts	tl+4ts	_(6)	(6)	0	

 Table A-22: Video Dynamic RAM Read Cycles




Figure A-17: Video Dynamic RAM Page Read Cycles

Electrical Specification A-43

		Mode (1)(2)	VRAM (3)	
		J	Min	Max
tv1	Row address setup time to RASN low	2ts	0	
tv2	Row address hold time from RASN low	th	10	
tv3	Column address setup time to CASN low	ts	0	
tv4	Column address hold time from CASN low	tı+ts	15	
tv5	RASN low duration	24t _s	80	10000
tv6	RASN high duration	2t _s +t _h	60	
tv7	RASN to CASN low delay	ts+th	20	
tv8	CASN low duration	tı+ts	20	10000
tv13	Column address hold referenced to RASN	3ts	45	
tv14	RASN hold time	tı+ts	20	
tv15	CASN hold time	3ts	80	
tv16	Column address to RASN lead time	3ts	40	
tv17	CASN to RASN precharge	$2t_s + t_h$	10	
tv18	Random read/write cycle time	26ts+th	150	
tv21	Access time from RASN		80	
tv22	Access time from column address		40	
tv23	DRAM access time from CASN low		20	
tv24	OEN to DRAM data output delay		20	
tv25	Output buffer turn off time from CASN			20
tv26	Output buffer turn off time from OEN			20
tv27	RASN hold time referenced to OEN	Ots	20	
tv28	Row command setup	3ts	0	
tv29	Read command hold time referenced to RASN	4t _s +t _h	10	
tv30	Read command hold time	4t _s +t _h	0	
tv31	CASN high duration	ts+th	10	
tv32	Fast page mode cycle	3ts	50	

Table A-23: Video Dynamic RAM Page Read Cycles

A.2.3.5 Video Interface Timing




Figure A-1& Video Timing (No DUBIC Mode)




Figure A-19: Power Graphic Video Timing (DUBIC Mode)




Figure A-20: VGA Mode (Normal) Video Timing




Figure A-21: VGA Mode (Slave) Video Timing

♦ Note: In Figures A-20 and A-21, the signal names correspond to the No DUBIC mode signals. See Table A-24 for the No DUBIC mode signal names.

Name	Min. (ns)	Max.	Comment
Td1	6		vidclk HIGH
Td2	6		vidclk LOW
Td3a	15		vidclk cycle (VGA Normal)
Td3b	66		vidclk cycle (VGA Slave)
Tp3c	40		vidclk cycle (Power Graphic mode)
Td4a	2	58	vidclk → blank/, vsync/, hsync/ (VGA Slave) (No DUBIC mode)
			vidclk → vidinf<2:0> (VGA Slave) (DUBIC mode)
Td4b	2	30	vidclk → vidinf<3:0> (Power Graphic mode)
Td5	2	58	vidclk → vgad<6:0>, va<11> (VGA Slave) (No DUBIC mode)
			vidclk → vgad<3:0>, oe<4:2>/, va<11> (VGA Slave) (DUBIC mode)
Td6a	5		vidrst/→ vidclk (VGA Slave)
Td6b	5		vidrst/→ vidclk (Power Graphic mode)
Td7a	30		vidrst/ HOLD \rightarrow vidclk (VGA Slave)
Td7b	20		vidrst/ HOLD → vidclk (Power Graphic mode)
Td8	6		ldclk HIGH (No DUBIC mode)
			vidinf<3> HIGH (DUBIC mode)
Td9	6		ldclk LOW (No DUBIC mode)
			vidinf<3> LOW (DUBIC mode)
Td10	15		ldclk cycle (VGA) (No DUBIC mode)
			vidinf<3> cycle (VGA) (DUBIC mode)
Tdll	0.4	7	$ldclk \rightarrow vsync/, hsync/ (VGA) (No DUBIC mode)$
			vidinf<3>→vidinf<1:0> (VGA) (DUBIC mode)
Td12	-4	1	$ldclk \rightarrow blank/$ (VGA) (No DUBIC mode)
			vidinf<3>→vidinf<2> (VGA) (DUBIC mode)
Td13a	-4	2	$ldclk \rightarrow vgad < 5:0 > (VGA) (No DUBIC mode)$
			vidinf<3> \rightarrow vgad<3:0>, oe<4:3>/ (VGA) (DUBIC mode)
Td13b	-6	4	$ldclk \rightarrow vgad<6>, va<11> (VGA) (No DUBIC mode)$
		vidinf<3> —	oe<2>/, va<1 1 > (V G A) (DUBIC m o d e)
Tvpd 1		10	vidclk → ldclk
Tlpd2	0	7	$ \text{ldclk} \rightarrow \text{sc<1:0>}$
Tlpd3	0.6	8	$ldclk \rightarrow smussl(1)$
Tlpd4	1.2	7.5	$\operatorname{Idclk} \rightarrow \operatorname{cde}, \operatorname{blankN}, \operatorname{even}(1)$
Tlpd5	1.2	7.5	$Idclk \rightarrow h[v]sync(1)$
Tlpd6	0	20	ldclk ==> soeN<1:0>


Table A-24: V	Video	Interface	Timing	Parameter	List
---------------	-------	-----------	--------	-----------	------

(1) External resistance capacitor (RC) network must be added to respect most RAMDAC hold time constraints (3 ns).

Note:

SOEN<0> and SOEN<1> are both inactive for at least 1 ldclk cycle when switching between banks.





Appendix B: Customer Support

This appendix provides instructions on how to contact Matrox Customer support.

B.I Customer Support

. If you have a problem or question that isn't explained in this manual, you can contact the Customer Support Group at Matrox. Our phone numbers are:

. Outside the U.S. and Canada: (514) 685-2630

. FAX: (514) **685-2853**

• You may address your technical support questions via electronic mail by posting a message to:

GRAPH_TS@MATROX.COM

• You may also write to us at the following address:

Matrox Electronic Systems Ltd. Customer Support 1055 St. Regis Blvd. Dorval, Quebec Canada **H9P 2T4**

Power Graphic Mode Registers

	INTERE Interment States 5 20
ADRGEN	INTSTS Interrupt Status
AR0 Multi-purpose address register 05-24	LEN
AR1	MACCESS Memory access register
AR2 Multi-purpose address register 25-25	MCTLWTST Memory control wait state
AR3 Multi-purpose address register 35-2 6	OPMODE
AR4 Multi-purpose address register 45-2 6	OPTION Option 5-9
AR5 Multi-purpose address register 55-27	PITCH Memory pitch 5-28
AR6 Multi-purpose address register 6 5-27	PLNWT Plane write mask 5-17
BCOL Background Color 5-17	REV Revision 5-42
BYTACCDATA Byte Accumulator Data5-35	ROMBASE ROM Base Address
CLASS Class Code 5-6	RST Reset 5-40
CON-FIG	SGN 5-23
CRTC-CTRL CRTC Control	SHIFT
CXLEFT Clipper X Minimum boundary 5-31	SRC0,SRC1, SRC2, SRC3
CXRIGHT Clipper X maximum boundary	
DEVCTRL Device Control	STATUS Status register 5-37
DEVID	TERMBASE Terminator Base Address
DSTI-0	TEST Test 5-41
DWGCTL Drawing control register	VRAMPAGE VRAM Page 5-34
FCOL	XDST
FIFOSTATUS BUS FIFO status register	XYEND X Y end address 5-21
FXLEFT	XYSTRT
FXRIGHT X address register (right)	YBOT Clipper Y maximum boundary
HEADER	YDST
ICLEAR Interrupt Clear register	YDSTORG Memory origin
IEN Interrupt Enable register	YTOP Clipper Y top boundary
INTCTRL Interrupt Control	TO I IOI IIII Opport T op boundary
INTOTAL	

Power Graphic Mode Register Fields

200MHz<2>	. 5-44	d
abac<28>	. 5-13	d
above1meg<12> R/(W)	. 5-45	d
addrgendatac3 1:0>	. 5-35	d
addrgenstate<29:24>	.5-36	e
afor<27>	. 5-12	fl
alw<2>		fl
ar0<17:0>		fi
ar1<23:0>		fi
ar2<17:0>		fo
ar3<23:0>		fı
ar4<17:0>		fı
ar5<17:0>		f
ar6<17:0>		f
atlas idc3 1:7>		h
atype<5:4>	. 5-10	h
backcolc3 1 :0>		h
bempty<9>		h
bferriclr<0>	. 5-38	h
bferrien<0>		ir
bferrists<0>	. 5-37	ir
bfull<8>		ir
biosen<9> R/W	. 5-44	ic
blockm<6>		is
bltmod<26:25>	.5- 12	iy
bop<19:16>	. 5-11	le
byteaccaddrc22: 16>	. 5-36	le
byteaccdatac3 1 :0>		li
byteflag<11:8>	. 5-37	π
chiprev<6:0>	. 5-42	m
class<31:9>		n
config< 1 :0> R/W	. 5-43	π
crtcbppc 1:0>	5-53	m
cxleftc 12:0>	5-31	n
cxright<12:0>	. 5-32	n
cybot<26:0>	. 5-3 1	n
cytop<26:0>	. 5-30	0
device<3 1:16>	5-4	p
devseltim<26:25> R	5-5	p
dmaact<1> R/W		p
dmamodc3: 2> R/W		p
dmatciclrc1>	5-38	p
dmatcien<1>	5-38	p
dmatcists<1>	5-37	p
		•

driverdy<8> RO	
dstiOc3 1 :0>	. 5-16
dsti 1 <63:32>	
dwgengsts<16>	
expdev<16> R/W	
fbc<3:2>	. 5-14
fbm<22:20> R/W	
fifcnt<25:22>	5-22
fifocount<5:0>	
forcolc3 1 :0>	
funcnt<6:0>	
funoff<2 1:16>	5-22
fxleft<15:0>	
fxright<15:0>	
hbgr<27>	
hcprs<28>	
headerc23: 16>	5-6
hrsten<6> hyperpg<25:24> R/W	5_52
interlace<4:3>	
intline<7:0>	
intpin<15:8>	
mpm<13.6/	5-0
iospace () P/W	55
iospace<0> R/W	
iospace<0> R/W isa<28> W(W)	5-4 6
iospace<0> R/W isa<28> W(W) iy<12:0>	5-4 6 . 5-28
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0>	5-4 6 . 5-28 . 5-24
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W	5-4 6 . 5-28 . 5-24 5-45
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7>	5-4 6 . 5-28 5-24 5-45 . 5-11
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W)	5-4 6 . 5-28 5-24 5-45 . 5-11 5-4 6
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) mctlwtstc3 1 :0>	5-4 6 . 5-28 5-24 5-45 . 5-11 5-4 6 5-1 5
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) mctlwtstc3 1 :0> memspace<1> R/W	5-4 6 5-28 5-24 5-45 5-11 5-4 6 5-15 5-5
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) metlwtstc3 1 :0> memspace<1> R/W	5-4 6 . 5-28 5-24 5-45 . 5-11 5-4 6 5-1 5 5-5 . 5-44
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) memspace<1> R/W misc<3>R/W mouseen<8> R/W	5-4 6 . 5-28 5-24 5-45 . 5-11 5-4 6 5-15 5-5 . 5-44 5-50
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) mctlwtstc3 1:0> memspace<1> R/W misc<3> R/W mouseen<8> R/W mouseemap<9> R/W	5-4 6 . 5-28 5-24 5-45 5-45 5-45 5-5 5-50 5-50
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) mctlwtstc3 1:0> memspace<1> R/W misc<3> R/W mouseen<8> R/W mouseenap<9> R/W newy<24>	5-46 5-28 5-24 5-45 5-45 5-46 5-15 5-50 5-44 5-50 5-50 5-29
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) metlwtstc3 1 :0> memspace<1> R/W mouseen<8> R/W mouseen<8> R/W newy<24> nowait<4> R/W	5-46 .5-28 .5-24 5-45 .5-11 5-46 5-15 5-50 5-50 .5-29 5-29 5-49
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) mctlwtstc3 1:0> memspace<1> R/W misc<3> R/W mouseen<8> R/W mouseen<8> R/W newy<24> nowait<4> R/W opcod<3:0>	5-46 .5-28 .5-24 .5-45 .5-11 5-46 5-15 5-5 .5-44 5-50 5-50 5-29 5-29 5-10
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) mctlwtstc3 1:0> memspace<1> R/W misc<3> R/W mouseen<8> R/W nowsit<4> R/W newy<24> nowait<4> R/W opcod<3:0> pattern<29>	5-46 5-28 5-24 5-45 5-45 5-46 5-15 5-50 5-50 5-50 5-29 5-49 5-10 5-13
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) mctlwtstc3 1:0> memspace<1> R/W mouseen<8> R/W mouseen<8> R/W newy<24> nowait<4> R/W pocod<3:0> pattern<29> pci<27> R/(W)	5-46 .5-28 .5-24 5-45 .5-11 5-46 5-15 .5-44 5-50 5-50 .5-29 5-49 5-10 5-10 5-13 5-46
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W mapsel<26:24> R/(W) mctlwtstc3 1:0> memspace<1> R/W mouseen<8> R/W mouseen<8> R/W mouseen<8> R/W mouseen<9> R/W newy<24> nowait<4> R/W opcod<3:0> pattern<29> pci<27> R/(W) pickiclr<2>	5-46 .5-28 .5-24 .5-45 .5-11 5-46 5-15 5-44 5-50 .5-29 .5-29 .5-10 5-13 5-46 .5-38
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) mctlwtstc3 1 :0> memspace<1> R/W mouseen<8> R/W mouseen<8> R/W mouseen<8> R/W newy<24> nowait<4> R/W opcod<3:0> pattern<29> pci<27> R/(W) pickiclr<2> pickien<2>	5-46 .5-28 .5-24 .5-24 .5-45 .5-45 5-46 5-50 .5-50 .5-29 .5-10 5-13 5-46 .5-38 .5-38 .5-38
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) mctlwtstc3 1:0> memspace<1> R/W misc<3> R/W mouseen<8> R/W mouseen<8> R/W mouseen<8> R/W newy<24> nowait<4> R/W opcod<3:0> pattern<29> pci<27> R/(W) pickiclr<2> pickien<2> pickies<2>	5-46 .5-28 .5-24 .5-24 .5-45 .5-45 5-46 5-55 5-50 .5-29 .5-10 5-13 5-46 .5-38 .5-38 .5-38 .5-37
iospace<0> R/W isa<28> W(W) iy<12:0> length<15:0> levelirqcl 1> R/W linear<7> mapsel<26:24> R/(W) mctlwtstc3 1 :0> memspace<1> R/W mouseen<8> R/W mouseen<8> R/W mouseen<8> R/W newy<24> nowait<4> R/W opcod<3:0> pattern<29> pci<27> R/(W) pickiclr<2> pickien<2>	5-46 .5-28 .5-24 .5-24 .5-45 .5-45 5-46 5-55 5-50 .5-29 .5-10 5-13 5-46 .5-38 .5-38 .5-38 .5-38 .5-37 5-17

pwidthcl :0>	5-14
ramtest<1> R/(W)	.5-41
revision<8:0>	5-6
revision<8:0> rfhcnt<19:16> R/W	.5-51
robitwren<8>RO	.5-41
rombasec3 1: 15>	
romen<0>	
scanleft<0>	
sdxlcl>	
sdxr<5>	
sdy<2>	
sdydxlcO>	5-23
sellinc3 1:29>	5-29
softreset<0>	
spage<26:24>	
speed<1:0>	
srcreg<127:0>	
srcylin<23:0>	
stylelenc22: 16>	
termbase<31:14>	
testwren<9> RO	
tram<26>R/W	
trans<23:20>	
transc<30>	
vendor< 15:0>	
vesafeat<8>	5-54
vgabank0<11> R/W	
vgaen<10> R/W	
vgasnoop<5> R/W	
vgatest<0> W(W)	
videodelay<10,9,5>	
vrsten<7>	
vsyncien<3>	
vsyncsts<3>	
waitcycle<7> R	
xdst<15:0>	5-33
x_end<15:0>	5-21
x_off<3:0>	5-22
x_start<15:0>	5-20
ydst<23:0>	5-29
y ds torg<26:0>	
ylin<15>	
y_end<3 1:16>	
y_off<6:4>	
y_start<3 1:16>	
	. 5-20

VGA Mode Registers, Part I

Address Desistan	(Attributes Controller Degisters)	5.74
Address Register	(Graphics Controller Registers)	
Address Register	(Graphics Controller Registers)	5 80
Address Register		
Attributes Address/Data Select		
Auxiliary Index Register		
Auxiliary Index Register 1		
Auxiliary Input Register 1	(Auxiliary Degisters)	5-105
Bit Mask	(Graphics Controllar Degisters)	<u>5 00</u>
Character Map Select	(Sequencer Degisters)	J-02 5 81
Color Compare	(Graphics Controller Registers)	5 86
Color Don't Care	(Graphics Controller Registers)	J-80 5-80
Color Plane Enable Color Select		
Color Select		
Configuration		
CPU Latch Read	(CRT Controller Registers)	J-09
CPU Page Select Register		
CRTC Address		
CRTC Extended Address Register		
CRTC FIFO Read Register		
Cursor End		
Cursor Position High		
Cursor Position Low		
Cursor Start	e	
DAC Status		
Data Rotate		
Emulation Control Register	(Auxiliary Registers)	J-98
Emulation Control Register	(Auxiliary Registers)	5-99 5 06
Enable Set/Reset Register		
Extended Function Register		
Extended Function Register		
Feature Control Register		
General Storage Register		
Graphics Controller CPU Data Latch, Map 0		
Graphics Controller CPU Data Latch, Map 1		
Graphics Controller CPU Data Latch, Map 2		
Graphics Controller CPU Data Latch, Map 3		
Horizontal Blanking End		
Horizontal Blanking Start		
Horizontal Display Enable End		
Horizontal Panning		
Horizontal Retrace End		
Horizontal Retrace Start		
Horizontal Total		
Input Status Register 0		
Input Status Register 1		
Interlace Support Register		
Interlace Support Register		
Light Pen Clear	. (14136 Registers)	J-74

VGA Mode Registers, Part2

Light Pen Clear	(Hercules Registers)	5-73
Light Pen Set	(Hercules Registers)	5-72
Light Pen Set	(Misc Registers)	5-94
Line Compare	(CRT Controller Registers)	5-69
Maximum Scan Line	(CRT Controller Registers)	. 5-61
Memory Mode		
Miscellaneous		
Miscellaneous Output Register	(Misc. Register)	5-78
Mode Control	(Attributes Controller Registers).	. 5-76
Mode Control	(CRT Controller Registers)	5-68
Mode Control	(Graphics Controller Registers)	. 5-88
Mode Control	(Attributes Controller Registers).	. 5-75
Mode Control	(CRT Controller Registers)	5-69
Mode Control Port	(CGA Registers)	5-90
Mode Control Port	(CGA Registers)	5-91
Mode Control Register	(Auxiliary Registers)	5-96
Mode Control Register	(Hercules Registers)	5-72
Offset	(CRT Controller Registers)	5-66
Ovefflow		
Overscan Color	(Attributes Controller Registers)	. 5-76
Palette	(Attributes Controller Registers)	. 5-74
Plane Mask	(Sequencer Registers)	5-82
Preset Row Scan	(CRT Controller Registers)	5-61
Read Plane Select	(Graphics Controller Registers)	. 5-87
Reset Register	(Sequencer Registers)	5-80
Set/Reset Register		
Start Address High		
Start Address Low	(CRT Controller Registers)	5-63
32K Video RAM Page Select Register		
Trap Control Register	(Auxiliary Registers)	5-100
Trap Flag Register		
Underline Location		
Vertical Blanking End		
Vertical Blanking Start		
Vertical Display Enable End		
Vertical Retrace End		
Vertical Retrace Start		
Vertical Sync Adjust Register		
Vertical Total		
Video Subsystem Access/Setup Enable		
Video Subsystem Enable	(Configuration)	5-105

Index

<u>A</u>_____

AC specificationsA	<u>16</u>
access	
ATLAS to RAMDAC6-6,	
restrictions (ISA configuration)	
type	5-10
address	
memory	.5-2
address generator	
data	5-35
state5	5-36
address processing unit2-2,	2-4
Address register	5-27
Address register (VGA)5-74, 5-81, 5	
ADRGEN register	
alpha	
mode select (EGA only)	5-85
al temate palette	
analog monitor disable	
anti-aliasing	, , ,
background color select	5-13
foreground color select	
APU read/write command conversion	
0	
AR 1 register	
AR2 register	
AR3 register	
AR4 register	
AR5 register	
AR6 register	5-27
ATLAS	
design features	
display emulation vs IBM adapters	
drawing operation groups	3-1 1
identification	5-42
register 'Category'	
register mapping	
sections	2-2
slavingt	5-23
supported memory combinations	. 2-4
VGA functions	
ATLAS reset (VGA enabled)5-	
ATLAS to RAMDAC access	
attributes	
address/data select	5-68
controller register index	
drawing	
	1

register
Attributes Address register
Attributes Address/Data Select register 5-68
automatic
line wrap 5-53
wait mechanism 5-49
auxiliary
clock status 5-107
dip switch 5-105
window disable 5-108
Auxiliary Index register 5-96 - 5-97
Auxiliary Input Register register
Auxiliary Input Register 2 register 5-106
auxiliary register index field 5-97

<u>B</u>_____

background
color5-17
band width (EGA only)5-82
BCOL register5-17
BFIFO
BGR format
BIOS enable5-44
Bit Mask register5-91
BITBLT
source5-11
blank
horizontal5-56
vertical5-58 - 5-59, 5-65
blink/intensity select5-75
blit mode selection5-12
block mode5-11
Boolean operation5-11
boot
Power Graphic mode3-25
VGA mode
bus
interface
sizing6-6
Bus FIFO
count5-36
empty flag5-36
error interrupt clear
error interrupt enable5-38
error interrupt status5-37
full flag5-36
BUSCLK clock select
BY'IACCDATA register5-35

byte

	flag	5-37
	pan	5-59
byte	accumulator	
	address	5-36
	data	5-35
byte/	word mode select	5-66

count

С

CAS/ strobe	6-18
CGA	
hardware emulation disable	5-101
hardware palette disable	5- 100
overscan disable	5-100
port 3D8h write	5-104
port 3D9h write	5-104
trap enable	5-102
CGA/Hercules blanking enable	5- 100
chain 4	
Character Map Select register	5-83 - 5-84
chip revision code	5-42
clear vertical interrupt	5-63
clipper X left boundary	
clipper X right boundary	5-32
clipper Y bottom boundary	
clipper Y top boundary	5-30
clock select	
Clocking Mode register	
Color Compare register	5-87
Color Don't Care register	5-91
Color Plane Enable register	
color select	
Color Select register	
Command FIFO	
compatabili ty mode select	
CONFIG register	5-43 - 5-47
configuration	
bits	
bits, hard	
bits, soft	
bus	
elements	
information	
Configuration register	5-73
configuration space	
PCI configuration	4-2
connection	
external devices	
contacting Customer support	B-2

by four	5-64
by two	5-66
counter value	5-110
CPU	
Al 6 select	5-99
data5-6	8 - 5-70
page select	5-106
CPU Latch Read register	
CPU Page Select register	
CRT controller address	
CRTC	
14-bit address select	5-97
3BXh port write	
3DXh port write	
address	
bits per pixel	
cursor address	
emulation FIFO	
emulation trap enable.	
extended address enable	
extended trap enable	
interrupt	
light pen read select	
mode switch trap enable	
offset register LSB	
programming for Power Graphic	3 20
mode	
mode reset	5-66
mode reset select	5-66 5-98
mode reset select start address	5-66 5-98 . 5-107
mode reset select start address test enable	5-66 5-98 5-107 5-60
mode reset select start address test enable CRTC Address register	5-66 5-98 5-107 5-60 5-55
mode reset select start address test enable CRTC Address register CRTC Control register	5-66 5-98 5-107 5-60 5-55 5-54
mode reset	5-66 5-98 5-107 5-60 5-55 5-54
mode reset	5-66 5-98 5-107 5-60 5-55 5-54 5-107
mode	5-66 5-98 5-107 5-60 5-55 5-54 5-107
mode	5-66 5-98 5-107 5-60 5-55 5-54 5-107 5-97
modereset	5-66 5-98 5-107 5-60 5-55 5-54 5-107 5-97 5-96
mode	5-66 5-98 5-107 5-60 5-55 5-54 5-107 5-97 5-96 5-105
mode reset select start address test enable CRTC Address register CRTC Control register CRTC Extended Address register CRTC FIFO ovefflow CRTC FIFO not empty CRTC FIFO Read register CRTC FIFO Read register	5-66 5-98 5-107 5-60 5-55 5-54 5-107 5-97 5-96 5-105
mode reset select start address test enable CRTC Address register CRTC Control register CRTC Extended Address register CRTC FIFO ovefflow CRTC FIFO not empty CRTC FIFO Read register CRTC FIFO Read register CRTC-CTRL register cursor	5-66 5-98 5-107 5-60 5-55 5-54 5-107 5-97 5-96 5-105 5-53
modereset	5-66 5-98 . 5-107 5-60 5-55 5-54 5-107 5-97 5-97 5-96 5-105 5-53 5-61
mode	5-66 5-98 5-107 5-60 5-55 5-54 5-54 5-107 5-97 5-96 5-105 5-53 5-61 5-62
mode	5-66 5-98 . 5-107 5-60 5-55 5-54 5-54 5-97 5-97 5-96 5-105 5-53 5-61 5-62 5-60
mode	5-66 5-98 5-107 5-60 5-55 5-54 5-107 5-97 5-97 5-96 5-105 5-53 5-61 5-62 5-60 5-60
mode	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
mode	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
modereset	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
mode	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

Cursor Position Low register	5-62
Cursor Start register	
CXLEFT register	
CXRIGHT register	5-32

D

DAC Status register5-85
data processing unit2-2, 2-4
data rotate count5-88
Data Rotate register5-88
data write mask
DC specificationsA-12
destination in register5-16
destination Y origin5-30
devices mapped in I/O space4-7
diagnostic5-94
select5-77
DIP switch latch enable5-107
direct frame buffer access
display
enable5-71, 5-92, 5-95
modes3-2
page 15-71
type inputs5-106
display panel enable5-98
DMA3-12, 3-16
active5-48
blit read3-16
blit write3-15
mode5-48
read transfers3-19
terminal count interrupt clear
terminal count interrupt enable5-38
terminal count interrupt status
transfer initiation3-17
vector write3-13
dot clock rate5-82
double buffer mode3-8
double word select5-64
DPU2-4
drawing
attributes3-11
operations3-11
drawing engine
operation5-10
register initialization
status
drawing engine (DUBIC Mode)
pinsA-8
drawing operation sequencing2-4

drive channel ready	5-44
DST 1-O register	5-16
DT/OE strobe	
DUBIC	
chip 1-4	4,6-2
mode 6-10 - 6-11,	6-16
DUBIC mode 6-10, 6-16	, A-8
DWGCTL register	5-13

E

graphics mode	5-73
page 1	5-73
plane 3 to 0 test	
planes 3 to 0	5-77
set/reset plane 3 to 0	5-87
vertical interrupt	5-63
Enable Set/Reset register	5-87
endian format	
expansion device	5-46
Extended Function register	
extended page enable	
extensions to Power Graphic mode	
external device	
connection	6-6, 6-9
ISA interface pins	A-5
PCI interface pins	
support	6-2
**	

F

fbm (frame buffer mode)	
FIFO	,
count	2
reset5-96)
FIFOSTATUS register	5
filled object X left coordinate5-32	2
filled object X right coordinate5-33	
FlexFont	
enable5-99)
option3-2	2
foreground color	3

format

BGR	
endian	5-13
frame buffer	2-4, 3-4
RGB	5-12
Windows	5-13
frame buffer	
configuration	5-14
formats	2-4, 3-4
formats	,
	5-51
mode	5-51
mode function select	5-51 5-88 5-22
mode function select funnel count value funnel shifter offset	
mode function select funnel count value	

G

general storage and test control5-103
General Storage register
graphics
mode select
select 5-92
Graphics Controller CPU Data Latch, Map 0
register
Graphics Controller CPU Data Latch, Map 1
register
Graphics Controller CPU Data Latch, Map 2
register
Graphics Controller CPU Data Latch, Map 3
register 5-70
graphics controller register index 5-86

Η

hardware interface 6-2 panning 3-20 zooming 3-20 hardware memory configurations mapping 3-4 Hercules hardware emulation disable 5-101 page 1 access enable 5-101 port **3B8h** write 5-104 port **3B8h** write 5-104 trap enable 5-102 high resolution graphics 5-92 text 5-92

horizontal	
displayed characters	5-55
pan count	
scan direction (left/right)	5-23
skew bits	
total	
video reset enable	5-54
horizontal blank	
end position	5-56
end position	
start position	5-56
Horizontal Blanking End register	5-56
Horizontal Blanking Start register	
Horizontal Display Enable End register	5-55
Horizontal Panning register	
horizontal retrace	
divide select	5-66
end position	
polarity select	5-79
skew bits	
start position	5-57
Horizontal Retrace End register	
Horizontal Retrace Start register	5-57
Horizontal Total register	5-55
Host data Compressed	
host interface	
(ISA) pins	A-2
HR16 color	5-108
HR256 select	5-99
hyper page	5-52

I

I/O space
ICLEAR register
IEN register
Input Status Register 0 register5-80
Input Status Register 1 register
intensified palette
intensity, red, green, and blue select
interface
ISA2-2, 6-7
PCI2-2
interlace
enable
inversion5-109
modes3-20
Interlace Support register 5-108-5-109
interrupts
IRQ disable

ISA	
bus identification	5-46
interface	2-2, 6-7
IS A configuration access restrictions	

L

5-24 5-45 5-95
5-95
5-72, 5-95
5-72, 5-96
5-94
5-72, 5-95
5-72, 5-96
5-59, 5-67
5-75
5-67
5-22

*M*_____

5-66 5-14 5-83 5-84 5-46
5-83 5-84
5-84
5-46
5-45
B-2
. 5-59
- 5- 16
, 5-67
6-11
5-106
6-12
4-2
6, 6-13
, 0 15
6-13

MGA

MGA
ATLAS chipl-2
featuresl-3
miscellaneous
bits5-44
trap flag5-97
Miscellaneous Output register5-79
Miscellaneous register
mode
display
DUBIC6-10 - 6-11, 6-16
No DUBIC6-10, 6-16
Power Graphic6-21 - 6-22
mode control5-98
Mode Control Port register5-92
Mode Control register
5-66 - 5-67 , 5-71 , 5-75 - 5-76 , 5-89 , 5-97 - 5-98
mode switching
Power Graphic mode to VGA mode3-26
VGA mode to Power Graphic mode3-26
monitor sense 0 (switch sense in
EGA mode)5-80
monitor sense input5-105
monochrome select
monochrome/color select
mouse
enable5-50
map5-50

N

9/8 dot mode			5-82
No DUBIC mode	3-22,	6-1 0 , 6- 16	i, A-7
no wait			5-49

0

object opacityodd/even	5-11
chain enable	5-90
mode	5-85
mode select	5-89
page select	5-79
Offset register	5-64
operation code	5-10
OPMODE register 5-48 -	5-52
Overflow register	5-58
overscan	, 5-76
Overscan Color register	5-76

page selection	3-2
palette	
al temate	
enable5-6	
Palette register	
panel/CRT input	
patch RAM	6-13
pattern X offset	5_22
pattern Y offset	
Patterning enable	
PCI	
interface	2-2
PCI configuration	
configuration space	4-2
PD5/4 select	5-75
pel	
panning compatibility	5-75
width	
picking interrupt	
clear	5-38
enable	
status	
pins	
drawing engine (DUBIC Mode)	A-8
external device ISA interface	
external device PCI interface	
host interface (ISA)	
video interface (DUBIC Mode)	
PITCH register	
pixel	
slice	20
width	
plane	E 17
write mask	
plane 3, 2, 1 and 0 write enable	
Plane Mask register	
PLNWT register	
ports	3-3
Power Graphic mode	
extensions	
map options	4-2
supported hardware memory	
configurations	3-4
video interface	6-21
Power Graphic mode (DUBIC Mode)	
video interface	6-22
Power Graphic mode (No DUBIC Mode)	
video interface	6-21

power up	
Preset Row Scan register	5-59
Pseudo DMA	3-12, 3-18, 5-48
write transfer initiation	

R

RAM

patch 6-13
test bit 5-41
RAMDAC access
RAS/ strobe
read mode select
read only bit write enable 5-41
read plane select
Read Plane Select register
reference color
refresh counter
register
attributes
categories 4-6
compatibility
register 7-0 protect
reset
ATLAS (VGA enabled) 5-111
field definitions
hard
soft
values
Reset register
REV register
revision code 5-106
RGB format
RST register
-

*S*_____

sample register description	
screen off	5-82
select five refresh cycles	5-63
sequencer register index address	5-8 1
sequencer speed	5-97
sequential VRAM access	5-109
set/reset plane 3 to 0	5-86
Set/Reset register	5-86
SGN register	
SHIFT register	
shift register interleave mode	
shift/load rate	

sign

(delta Y - delta X)	5-23
delta X	
delta Y	5-23
simultaneous write enable	
soft reset	
software support	
source linear Y coordinate	
Source register	5-19
space	
I/O	4-7
memory mapping	
specifications	
AC	A-16
DC	A-12
electrical	A-12
mechanical	A-48
SRCO, SRC1, SRC2, SRC3 register	
Start Address High register	5-61
Start Address Low register	
STATUS register	
strobe	
CAS/	6-18
DT/OE	6-19
RAS/	6-18
write	
support	
external device	6-2
synchronous reset	

T

test	
enable	5-98
write enable	5-41
TEST register	5-41
text blink enable	5-71, 5-92
32K Video RAM Page Select register	5-108
3C2 extended port select	5-109
translucidity	5-11
transparency color enabled	5-13
Trap Control register	101 - 5-102
Trap Flag register	5-104
trap flip-flop	5-96
Trapezoid	
TTL monitor disable	5-97
256K memory size (EGA mode only)	5-85, 5-89

U

Underline	Loc	ation	register	5-64
underline	row	scan		5-64

V_____

vector tags
vertical
display end5-58
displayed lines5-63
total
video reset enable5-54
vertical blank
end position5-65
start position
Vertical Blanking End register
Vertical Blanking Start register
Vertical Display Enable End register
vertical retrace
(VGA, EGA, or CGA mode)
end position
polarity select
start
start position5-62
status (Hercules mode)5-94
Vertical Retrace End register
Vertical Retrace Start register
Vertical Sync Adjust register 5-110
Vertical Total register5-58
VESA driver5-54
VGA
bank 05-50
display modes
enable5-45
functions2-2
I/O mapping4-7 - 4-8
register mask5-101
test bit5-41
video interface6-22
VGA/EGA
CRTC register mask5-100
port write5-104
video
clock
delay
disable (EGA only)5-79
output status
-
parameters3-20 RAM enable5-79
KAIVI CHAUIC

refresh6-2	20
video interface	21
Power Graphic mode (DUBIC mode). 6-2	22
Power Graphic mode (No DUBIC	
mode)6-2	21
VGA mode6-2	
video interface (DUBIC Mode)	
pinsA-1	10
video subsystem	
enable 5-110 - 5-11	1
setup5-11	10
Video Subsystem Access/Setup	
Enable register	10
Video Subsystem Enable register	1
VRAM	
bus sharing6-1	19
interconnect6-1	
interface6-1	10
interface timing (VGA)A-3	
—	38
ports2	38 -4
ports2 special function pin6-1	38 -4 19
ports2 special function pin6-1 type	38 -4 19 52
ports	38 -4 19 52
ports	38 -4 19 52 34
ports	38 -4 19 52 34 38

W

Windows format	5-13
write mode select	5-89
write strobe	6-19

X

x	
coordinate of the destination	address 5-33
ending coordinate	5-21
starting coordinate	
XDST register	5-33
XYEND register	5-21
XY STRT register	5-20

Y

Y

destination	5-29
ending coordinate	5-21
increment**	.5-28
linearization	5-28
starting coordinate	5-20
YBOT register	5-31
YDST register	5-29
YDSTORG register	5-30
YTOP register	5-30

_

•