# <u>Synertek.</u>

# **SY6845E**CRT Controller

### **Features**


- Single +5 volt (±5%) power supply.
- Alphanumeric and limited graphics capabilities.
- Fully programmable display (rows, columns, blanking, etc.).
- Interlaced or non-interlaced scan.
- 50/60 Hz operation.
- Fully programmable cursor.
- External light pen capability.
- Capable of addressing up to 16K character Video Display RAM.
- No DMA required.
- Pin-compatible with MC6845R.
- Row/Column or straight-binary addressing for Video Display RAM.
- Video Display RAM may be configured as part of microprocessor memory field or independently slaved to 6845
- Internal status register.
- 3.7 MHz Character Clock
- Transparent Address Mode

# Description


The SY6845E is a CRT Controller intended to provide capability for interfacing any 8 or 16 bit microprocessor family to CRT or TV-type raster scan displays. A unique

feature is the inclusion of several modes of operation, so that the system designer can configure the system with a wide assortment of techniques.

# **Pin Configuration**



# Interface Diagram



# **Absolute Maximum Ratings\***

All inputs contain protection circuitry to prevent damage due to high static discharges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.


#### Comment\*


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **Electrical Characteristics** $(V_{CC} = 5.0V \pm 5\%, T_A = 0-70^{\circ} C, unless otherwise noted)$

Symbol	Characteristic	Min.	Тур.	Max.	Unit
V <sub>IH</sub>	Input High Voltage	2.0		V <sub>cc</sub>	· V
V <sub>IL</sub>	Input Low Voltage	-0.3		0.8	V
I <sub>IN</sub>	Input Leakage (φ2, R/W, RES, CS, RS, LPEN, CCLK)	_		2.5	μΑ
I <sub>TSI</sub>	Three-State Input Leakage (DB0-DB7) V <sub>IN</sub> = 0.4 to 2.4V	_	:	±10.0	μΑ
V <sub>OH</sub>	Output High Voltage $I_{LOAD} = -205\mu A \text{ (DB0-DB7)}$ $I_{LOAD} = -100\mu A \text{ (all others)}$	2.4		_	V
V <sub>OL</sub>	Output Low Voltage I <sub>LOAD</sub> = 1.6mA	_		0.4	V
P <sub>D</sub>	Power Dissipation		325	650	mW
C <sub>IN</sub>	Input Capacitance φ2, R/W, RES, CS, RS, LPEN, CCLK DB0-DB7	_		10.0 12.5	pF pF
C <sub>OUT</sub>	Output Capacitance			10.0	pF

# Test Load





# Write Timing Characteristics $(V_{CC} = 5.0 \text{ V} \pm 5\%, T_A = 0 - 70^{\circ}\text{C}, \text{ unless otherwise noted})$


		SY6	SY6845EA		SY68	345EB	SY68			
Symbol	Characteristic	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>CYC</sub>	Cycle Time	1.0	_	0.5	_	0.33	_	0.25	_	μs
PWEH	E Pulse Width, High	440	-	200	_	150	T _	115	_	ns
PWEL	E Pulse Width, Low	420	_	190	_	140	_	100	_	ns
t <sub>AS</sub>	Address Set-Up Time	80	_	40	_	30	_	20	_	ns
t <sub>AH</sub>	Address Hold Time	0		0	_	0	_	0	_	ns
t <sub>CS</sub>	R/W, CS Set-Up Time	80	_	40		30	_	20	_	ns
t <sub>CH</sub>	R/W, CS Hold Time	0	_	0	_	0	_	0		ns
t <sub>DSW</sub>	Data Bus Set-Up Time	165	_	60	_	60	_	60	_	ns
t <sub>DHW</sub>	Data Bus Hold Time	10		10	_	10	T _	10		ns

# $\textbf{Read Timing Characteristics} \quad (V_{CC} = 5.0V \pm 5\%, T_A = 0 - 70^{\circ}C, unless otherwise noted)$

		SY6845E		SY6845EA		SY6845EB		SY68		
Symbol	Characteristic	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>CYC</sub>	Cycle Time	1.0		0.5		0.33	_	0.25		μs
PWEH	¢2 Pulse Width, High	440	_	200	_	150	_	115	_	ns
PWEL	¢2 Pulse Width, Low	420	_	190	_	140		100	_	ns
t <sub>AS</sub>	Address Set-Up Time	80	_	40	_	30	_	20	_	ns
t <sub>AH</sub>	Address Hold Time	0		0	_	0	_	0	_	ns
t <sub>CS</sub>	R/W, CS Set-Up Time	80	_	40	_	30	_	20	_	ns
t <sub>DDR</sub>	Read Access Time (Valid Data)	_	290		150		100	_	85	ns
t <sub>DHR</sub>	Read Hold Time	10		10	_	10	_	10	_	ns
t <sub>DA</sub>	Data Bus Active Time (Invalid Data)	20	60	20	60	20	60	20	60	ns
t <sub>TAD</sub>	MA0-MA13 Switching Delay (Refer to Figure Trans. Addressing)	100 typ.	160	100 typ.	160	90 typ.	130	60 typ.	95	ns

 $(t_r and t_f = 10 to 30 ns)$ 

 $(t_r \text{ and } t_f = 10 \text{ to } 30 \text{ ns})$ 



# MICRO. PROCESSORS

# MPU Interface Signal Description

#### E (Enable)

The enable signal is the system input and is used to trigger all data transfers between the system microprocessor and the SY6845. Since there is no maximum limit to the allowable E cycle time, it is not necessary for it to be a continuous clock. This capability permits the SY6845 to be easily interfaced to non-6500-compatible microprocessors.

#### R/W (Read/Write)

The  $R/\overline{W}$  signal is generated by the microprocessor and is used to control the direction of data transfers. A high on the  $R/\overline{W}$  pin allows the processor to read the data supplied by the SY6845; a low on the  $R/\overline{W}$  pin allows a write to the SY6845.

# CS (Chip Select)

The Chip Select input is normally connected to the processor address bus either directly or through a decoder. The SY6845 is selected when  $\overline{CS}$  is low.

#### RS (Register Select)

The Register Select input is used to access internal registers. A low on this pin permits writes into the Address Register and reads from the Status Register. The contents of the Address Register is the identity of the register accessed when RS is high.

### DB<sub>0</sub>-DB<sub>7</sub> (Data Bus)

The  $DB_0$ - $DB_7$  pins are the eight data lines used for transfer of data between the processor and the SY6845. These lines are bi-directional and are normally high-impedance except during read cycles when the chip is selected.

### Video Interface Signal Description

### **HSYNC** (Horizontal Sync)

The HSYNC signal is an active-high output used to determine the horizontal position of displayed text. It may drive a CRT monitor directly or may be used for composite video generation. HSYNC time position and width are fully programmable.

#### VSYNC (Vertical Sync)

The VSYNC signal is an active-high output used to determine the vertical position of displayed text. Like HSYNC, VSYNC may be used to drive a CRT monitor or composite video generation circuits. VSYNC position and width are both fully programmable.

#### **DISPLAY ENABLE**

The DISPLAY ENABLE signal is an active-high output and is used to indicate when the SY6845 is generating active display information. The number of horizontal displayed characters and the number of vertical displayed characters are both fully programmable and together are used to generate the DISPLAY ENABLE signal.

DISPLAY ENABLE may be delayed by one character time by setting bit 4 of R8 to a "1".

#### CURSOR

The CURSOR signal is an active-high output and is used to indicate when the scan coincides with the programmed cursor position. The cursor position may be programmed to be any character in the address field. Furthermore, within the character, the cursor may be programmed to be any block of scan lines, since the start scan line and the end scan line are both programmable. The CURSOR position may be delayed by one character time by setting bit 5 of R8 to a "1".

#### LPEN

The LPEN signal is an edge-sensitive input and is used to load the internal Light Pen Register with the contents of the Refresh Scan Counter at the time the active edge occurs. The active edge of LPEN is the low-to-high transition.

#### CCLK

The CCLK signal is the character timing clock input and is used as the time base for all internal count/control functions.

#### RES

The RES signal is an active-low input used to initialize all internal scan counter circuits. When RES is low, all internal counters are stopped and cleared, all scan and video outputs are low, and control registers are unaffected. RES must stay low for at least one CCLK period. All scan timing is initiated when RES goes high. In this way, RES can be used to synchronize display frame timing with line frequency.

#### Memory Address Signal Description

# MA0-MA13 (Video Display RAM Address Lines)

These signals are active-high outputs and are used to address the Video Display RAM for character storage and display operations. The starting scan address is fully programmable and the ending scan address is determined by the total number of characters displayed, which is also programmable, in terms of characters/line and lines/frame.

There are two selectable address modes for MA0-MA13:

#### • Binar

Characters are stored in successive memory locations. Thus, the software must be developed so that row and column co-ordinates are translated to sequentially-numbered addresses for video display memory operations.

# • Row/Column

In this mode, MA0-MA7 function as column addresses CC0-CC7, and MA8-MA13, as row addresses CR0-CR5. In this case, the software may handle addresses in terms of row and column locations, but additional

address compression circuits are needed to convert CC0-CC7 and CR0-CR5 into a memory-efficient binary scheme.

# RA0-RA4 (Raster Address Lines)

These signals are active-high outputs and are used to select each raster scan within an individual character row. The number of raster scan lines is programmable and determines the character height, including spaces between character rows.

The high-order line, RA4, is unique in that it can also function as a strobe output pin when the SY6845 is programmed to operate in the "Transparent Address Mode". In this case the strobe is an active-high output and is true at the time the Video Display RAM update address is gated on to the address lines, MA0-MA13. In this way, updates and readouts of the Video Display RAM can be made under control of the SY6845 with only a small amount of external circuitry.

# **Description of Internal Registers**

Figure 1 illustrates the format of a typical video display and is necessary to understand the functions of the various SY6845 internal registers. Figure 2 illustrates vertical and horizontal timing. Figure 3 summarizes the internal registers and indicates their address selection and read/write capabilities.


# Address Register

This is a 5-bit register which is used as a "pointer" to direct SY6845 data transfers to and from the system MPU. Its contents is the number of the desired register (0-31). When RS is low, then this register may be loaded; when RS is high, then the register selected is the one whose identity is stored in this register.

#### Status Register

This 3-bit register is used to monitor the status of the

#### CRTC, as follows:



#### Horizontal Total (R0)

This 8-bit register contains the total of displayed and non-displayed characters, minus one, per horizontal line. The frequency of HSYNC is thus determined by this register.

#### Horizontal Displayed (R1)

This 8-bit register contains the number of displayed characters per horizontal line.

#### Horizontal Sync Position (R2)

This 8-bit register contains the position of the HSYNC on the horizontal line, in terms of the character location number on the line. The position of the HSYNC determines the left-to-right location of the displayed text on the video screen. In this way, the side margins are adjusted.






Figure 1. Video Display Format





#### Horizontal and Vertical SYNC Widths (R3)

This 8-bit register contains the widths of both HSYNC and VSYNC, as follows:



\*IF BITS 4-7 ARE ALL "0", THEN VSYNC WILL BE 16 SCAN LINES WIDE.

Control of these parameters allows the SY6845 to be

interfaced to a variety of CRT monitors, since the HSYNC and VSYNC timing signals may be accommodated without the use of external one-shot timing.

#### Vertical Total (R4)

The Vertical Total Register is a 7-bit register containing the total number of character rows in a frame, minus one. This register, along with R5, determines the overall frame rate, which should be close to the line frequency to ensure flicker-free appearance. If the frame time is adjusted to be longer than the period of the line frequency, then RES may be used to provide absolute synchronism.

		A	ddr	ess	Re	g.	Reg.			T				Re	giste	er E	3it		
ĊŚ	RS	4	3	2	1	0	No.	Register Name	Stored Info.	RD	WR	7	6	5	4	3	2	1	0
1		_	_	-	-	-	-					///	11	11	///	11		$\overline{W}$	M
0	0	-	-	-	-	-	_	Address Reg.	Reg. No.		V	111	IJ,	Ų,	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	Αı	A <sub>0</sub>
0	0	-	-	-	-	-	_	Status Reg.		V		U	L	V	///	111	$\overline{m}$	111	$\overline{m}$
0	. 1	0	0	0	0	0	R0	Horiz. Total	# Charac1	1		•	•	•	•	•	•	•	•
0	1 .	0	0	0	0	1	R1	Horiz. Displayed	= Charac.		V	•	•	•	•	•	•	•	•
0	1	0	0	0	1	0	R2	Horiz. Sync Position	≑ Charac.		V	•	•	•	•	•	•	•	•
0	1	0	0	0	1	1	R3	VSYNC, HSYNC Widths	# Scan Lines and # Char. Times		V	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	V <sub>0</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	Но
0	1	0	0	1	0	0	R4	Vert. Total	= Charac, Row -1		$\checkmark$	///	•	•	•	•	•	•	•
0	1	0	0	1	0	1	R5	Vert. Total Adjust	= Scan Lines		V	///	$/\!\!/$	M	•	•	•	•	•
0	1	0	0	1	1	0	R6	Vert. Displayed	# Charac. Rows		$\checkmark$	///	•	•	•	•	•	•	•
0	1	0	0	1	1	1	R7	Vert. Sync Position	# Charac. Rows		$\checkmark$	///	•	•	•	•	•	•	•
0	1	0	1	0	0	0	R8	Mode Control			$\checkmark$	U <sub>1</sub>	Uo	С	D	Т	RC	11	l <sub>0</sub>
0	1	0	1	0	0	1	R9	Scan Line	# Scan Lines -1		$\checkmark$	$/\!\!/\!\!/$	111		•	•	•	•	•
0	1	0	1	0	1	0	R10	Cursor Start	Scan Line No.		$\checkmark$	///	B <sub>1</sub>	Bo	•	•	•	•	•
0	1	0	1	0	1	1	R11	Cursor End	Scan Line No.		$\checkmark$	W	III	$/\!\!/$	•	•	•	•	•
0	1	0	1	1	0	0	R12	Display Start Addr (H)	Row		V			•	•	•	•	•	•
0	1	0	1	1	0	1	R13	Display Start Addr (L)	Col		V	•	•	•	•	•	•	•	•
0	1	0	1	1	1	0	R14	Cursor Position (H)	Row	$\sqrt{}$	$\checkmark$		$/\!\!/$	•	•	•	•	•	•
0	1	0	1	1	1	1	R15	Cursor Position (L)	Col	$\vee$	$\checkmark$	•	•	•	•	•	•	•	•
0	1	1	0	0	0	0	R16	Light Pen Reg (H)		V		111	M	•	•	•	•	•	•
0	1	1	0	0	0	1	R17	Light Pen Reg (L)		V		•	•	•	•	•	•	•	•
0	1	1	0	0	1	0	R18	Update Location (H)			<b>√</b>			•	•	•	•	•	•
0	1	1	0	0	1	1	R19	Update Location (L)			V	•	•	•	•	•	•	•	•
0	_1	1	1	1	1	1	R31	Dummy Location					II	$/\!\!/$		$/\!\!/\!\!/$	M	$II_{4}$	$\mathbb{Z}$

Notes: Designates binary bit Designates unused bit. Reading this bit is always "0", except for R31, which does not drive the data bus at all, and for  $\overline{CS} = "1"$ 

which operates likewise.

Figure 3. Internal Register Summary

#### Vertical Total Adjust (R5)

The Vertical Total Adjust Register is a 5-bit write only register containing the number of additional scan lines needed to complete an entire frame scan and is intended as a fine adjustment for the video frame time.

#### Vertical Displayed (R6)


This 7-bit register contains the number of displayed character rows in each frame. In this way, the vertical size of the displayed text is determined.

#### Vertical Sync Position (R7)

This 7-bit register is used to select the character row time at which the VSYNC pulse is desired to occur and, thus, is used to position the displayed text in the vertical direction.

#### Mode Control (R8)

This register is used to select the operating modes of the SY6845 and is outlined as follows:



#### Scan Line (R9)

This 5-bit register contains the number of scan lines per character row, including spacing minus one.

#### Cursor Start (R10) and Cursor End (R11)

These 5-bit registers select the starting and ending scan lines for the cursor. In addition, bits 5 and 6 of R10 are used to select the cursor mode, as follows:

Е	IT	CURCOR MORE
6	5	CURSOR MODE
0	0	No Blinking
0	1	No Cursor
1	0	Blink at 16x field rate (fast)
1	1	Blink at 32x field rate (slow)

Note that the ability to program both the start and end scan line for the cursor enables either block cursor or underline to be accommodated. Registers R14 and R15 are used to control the character position of the cursor over the entire 16K address field.

#### Display Start Address High (R12) and Low (R13)

These registers together comprise a 14-bit register whose contents is the memory address of the first character of the displayed scan (the character on the top left of the video display, as in Figure 1). Subsequent memory addresses are generated by the SY6845 as a result of CCLK input pulses. Scrolling of the display is accomplished by changing R12 and R13 to the memory address associated with the first character of the desired line of text to be displayed first. Entire pages of text may be scrolled or changed as well via R12 and R13.

### Cursor Position High (R14) and Low (R15)

These registers together comprise a 14-bit register whose contents is the memory address of the current cursor position. When the video display scan counter (MA lines) matches the contents of this register, and when the scan line counter (RA lines) falls within the bounds set by R10 and R11, then the CURSOR output becomes active. Bit 5 of the Mode Control Register (R8) may be used to delay the CURSOR output by a full CCLK time to accommodate slow access memories.

#### LPEN High (R16) and Low (R17)

These registers together comprise a 14-bit register whose contents is the light pen strobe position, in terms of the video display address at which the strobe occurred. When the LPEN input changes from low to high, then, on the next negative-going edge of CCLK, the contents of the internal scan counter is stored in registers R16 and R17.

### Update Address High (R18) and Low (R19)

These registers together comprise a 14-bit register whose contents is the memory address at which the next read or update will occur (for transparent address mode, only). Whenever a read/update occurs, the update location automatically increments to allow for fast updates or readouts of consecutive character locations. This is described elsewhere in this document.

#### **Dummy Location (R31)**

This register does not store any data, but is required to detect when transparent addressing updates occur. This is necessary to increment the Update Address Register and to set the Update Ready bit in the status register.

# **Description of Operation**

# Register Formats


Register pairs R12/R13, R14/R15, R16/R17, and R18/R19 are formatted in one of two ways:

- 1. Straight binary if register R8, bit 2 is a "0".
- Row/Column if register R8, bit 2 is a "1". In this case the low byte is the Character Column and the high byte is the Character Row.


Figure 4 illustrates the address sequence for the video display control for each mode.

Note from Figure 4 that the straight-binary mode has the advantage that all display memory addresses are stored in a continuous memory block, starting with address 0 and ending at 1919. The disadvantage with this method is that, if it is desired to change a displayed character location, the row and column identity of the location must be converted to its binary address before the memory may be written. The row/column mode, on the other hand, does not need to undergo this conversion. However, memory is not used as efficiently, since the memory addresses are not continuous, but gaps exist. This requires that the system be equipped with more memory than is actually used and this extra memory is wasted. Alternatively, address compression logic may be employed to translate the row/column format into a continuous address block.

In this way, the user may select whichever mode is best for the given application. The trade-offs between the modes are software versus hardware. Straight-binary mode minimizes hardware requirements and row/column requires minimum software.



STRAIGHT BINARY ADDRESSING SEQUENCE



ROW/COLUMN ADDRESSING SEQUENCE

Figure 4. Display Address Sequences (with Start Address = 0) for 80 x 24 Example

There are two modes of addressing for the video display memory:

#### 1. Shared Memory

In this mode the memory is shared between the MPU address bus and the SY6845 address bus. For this case, memory contention must be resolved by means of external timing and control circuits. Both the MPU and the SY6845 must have access to the video display RAM and the contention circuits must resolve this

multiple access requirement. Figure 5 illustrates the system configuration.

# 2. Transparent Memory Addressing

For this mode, the display RAM is not directly accessible by the MPU, but is controlled entirely by the SY6845. All MPU accesses are made via the SY6845 and a small amount of external circuits. Figure 6 shows the system configuration for this approach.




Figure 5. Shared Memory System Configuration




Figure 6. Transparent Memory Addressing System Configuration (Data Hold Latch needed for Horizontal/Vertical Blanking updates, only).




Figure 9. Retrace Update Timings

#### Interlace Modes

There are three raster-scan display modes (see Figure 10).

- a) Non-Interlaced Mode. In this mode each scan line is refreshed at the vertical field rate (50 or 60 Hz).
- In the interlaced scan modes, even and odd fields alternate to generate frames. The horizontal and vertical timing relationship causes the scan lines in the odd fields to be displaced from those in the even fields. The two additional raster-scan display modes pertain to interlaced scans.
- b) Interlace-Sync Mode. This mode is used when the same information is to be displayed in both odd and even fields. Enhanced readability results because the
- spaces between adjacent rows are filled and a higher quality character is displayed. This is achieved with only a slight alteration in the device operation: in alternate fields, the position of the VSYNC signal is delayed by ½ of a scan line time. This is illustrated in Figure 11 and is the only difference in the SY6845 operation in this mode.
- c) Interlaced Sync and Video Mode. This mode is used to double the character density on the screen by displaying the even lines in even fields and the odd lines in odd fields. As in the Interlace-Sync mode, the VSYNC position is delayed in alternate display fields. In addition, the address generation is altered.




Figure 10. Comparison of Display Modes.




Figure 9. Retrace Update Timings

#### Interlace Modes

There are three raster-scan display modes (see Figure 10).

- a) Non-Interlaced Mode. In this mode each scan line is refreshed at the vertical field rate (50 or 60 Hz).
- In the interlaced scan modes, even and odd fields alternate to generate frames. The horizontal and vertical timing relationship causes the scan lines in the odd fields to be displaced from those in the even fields. The two additional raster-scan display modes pertain to interlaced scans.
- b) Interlace-Sync Mode. This mode is used when the same information is to be displayed in both odd and even fields. Enhanced readability results because the
- spaces between adjacent rows are filled and a higher quality character is displayed. This is achieved with only a slight alteration in the device operation: in alternate fields, the position of the VSYNC signal is delayed by ½ of a scan line time. This is illustrated in Figure 11 and is the only difference in the SY6845 operation in this mode.
- c) Interlaced Sync and Video Mode. This mode is used to double the character density on the screen by displaying the even lines in even fields and the odd lines in odd fields. As in the Interlace-Sync mode, the VSYNC position is delayed in alternate display fields. In addition, the address generation is altered.




Figure 10. Comparison of Display Modes.




Figure 11. Interlace Sync Mode and Interlace Sync & Video Mode Timing

#### Cursor and Display Enable Skew Control

Bits 4 and 5 of the Mode Control register (R8) are used to delay the Display Enable and Cursor outputs, respectively. Figure 12 illustrates the effect of the delays.





Figure 12. Cursor and Display Enable Skew



# Package Availability 40 Pin Molded DIP

# **Ordering Information**

Part Number	Package	CPU Clock Rate
SYP6845E	Molded DIP	1 MHz
SYP6845EA	Molded DIP	2 MHz
SYP6845EB	Molded DIP	3 MHz

Detailed help in Application Notes 7 and 8 available from Synertek sales offices.

# Synertek.

# **CRTC Register Comparison**

# NON-INTERLACE

NON-IN I ERLACE									
REGISTER	SY6845R	MC6845R HD6845R	HD6845S	SY6545-1	SY6845E				
R0 HORIZONTAL TOT	TOT-1	TOT-1	TOT-1	TOT-1	TOT-1				
R1 HORIZONTAL DISP	ACTUAL	ACTUAL	ACTUAL	ACTUAL	ACTUAL				
R2 HORIZONTAL SYNC	ACTUAL	ACTUAL	ACTUAL	ACTUAL	ACTUAL				
R3 HORIZONTAL AND VERT SYNC WIDTH	HORIZONTAL	HORIZONTAL	HORIZONTAL AND VERTICAL	HORIZONTAL AND VERTICAL	HORIZONTAL AND VERTICAL				
R4 VERTICAL TOT	TOT-1	TOT-1	TOT-1	TOT-1	TOT-1				
R5 VERTICAL TOT ADJ	ANY VALUE	ANY VALUE	ANY VALUE	ANY VALUE EXCEPT R5 = (R9H) • X	ANY VALUE				
R6 VERTICAL DISP	ANY VALUE	ANY VALUE	ANY VALUE <r4< td=""><td>ANY VALUE</td><td>ANY VALUE <r4< td=""></r4<></td></r4<>	ANY VALUE	ANY VALUE <r4< td=""></r4<>				
R7 VERTICAL SYNC POS	ACTUAL-1	ACTUAL-1	ACTUAL-1	ACTUAL-1	ACTUAL-1				
R8 MODE REG BITS 0 AND 1	INTERLACE MODE SELECT	INTERLACE MODE SELECT	INTERLACE MODE SELECT	INTERLACE MODE SELECT	INTERLACE MODE SELECT				
BITS 2	****	_	_	ROW/COLUMN OR STRAIGHT BINARY ADDRESSING	ROW/COLUMN OF STRAIGHT BINARY ADDRESSING				
BITS 3	_	-	_	SHARED OR TRANSPARENT ADDR	SHARED OR TRANSPARENT ADDR				
BITS 4	~	_	DISPEN SKEW	DISPEN SKEW	DISPEN SKEW				
BITS 5	_		DISPEN SKEW	CURSOR SKEW	CURSOR SKEW				
BITS 6	_		CURSOR SKEW	RA4/UPSTB	RA4/UPSTB				
BITS 7	_	-	CURSOR SKEW	TRANSPARENT MODE SELECT	TRANSPARENT MODE SELECT				
R9 SCAN LINES	TOT-1	TOT-1	TOT-1	TOT-1	TOT-1				
R10 CURSOR START	ACTUAL	ACTUAL	ACTUAL	ACTUAL	ACTUAL				
R11 CURSOR END	ACTUAL	ACTUAL	ACTUAL	ACTUAL	ACTUAL				
R12/R13 DISP ADDR	WRITE ONLY	WRITE ONLY	READ/WRITE	WRITE ONLY	WRITE ONLY				
R14/R15 CURSOR POS	READ/WRITE	WRITE ONLY	READ/WRITE	READ/WRITE	READ/WRITE				
R16/R17 LPEN REG	READ ONLY	READ ONLY	READ ONLY	READ ONLY	READ ONLY				
R18/R19 UPDATE ADDR REG	N/A	N/A	N/A	TRANSPARENT MODE ONLY	TRANSPARENT MODE ONLY				
R31 DUMMY REG	N/A	N/A	N/A	TRANSPARENT MODE ONLY	TRANSPARENT MODE ONLY				
STATUS REG	YES	NO	NO	YES	YES				
		INTERL	ACE SYNC						
R0	TOT-1 = ODD OR EVEN	TOT-1 = ODD	TOT-1 = ODD	TOT-1 = ODD	TOT-1 = ODD OR EVEN				
		INTERLACE S'	NC AND VIDE	0					
R4 VERTICAL	TOT-1	TOT-1	TOT-1	TOT/2-1	TOT-1				
R6 VERT DISP	тот	TOT/2	тот	TOT/2	тот				
R7 VERT SYNC	ACTUAL-1	ACTUAL-1	ACTUAL-1	ACTUAL/2	ACTUAL-1				
R9 SCAN LINES	TOT-1 ODD/EVEN	TOT-1 ONLY EVEN	TOT-2 ODD/EVEN	TOT-1 ODD/EVEN	TOT-1 ODD/EVEN				
R10 CURSOR START R11 CURSOR END	ODD/EVEN ODD/EVEN	BOTH ODD OR BOTH EVEN	ODD/EVEN ODD/EVEN	ODD/EVEN ODD/EVEN	ODD/EVEN ODD/EVEN				
CCLK	2.5 MHz	2.5 MHz	3.7 MHz	2.5 MHz	3.7 MHz				