## Scanned Datasheet

Notice: You cannot copy or search the text in this PDF file, because this PDF file is converted from a scanned image of printed materials.

## Resources

Datasheet Archive - Datasheet \& Application Note Search Engine
SupplyFrame - Datasheet \& Application Note Search Engine

# SPITFIRE <br> 64-bit <br> Multimedia GUI Accelerator 

# OTI-64107/64105 <br> Preliminary Specification 

## September 1994

## TABLE OF CONTENTS

CHAPTER 1. OVERVIEW ..... 1-1
CHAPTER 2. INTERFACE DESCRIPTION ..... 2-1
2.1 SystemBus Interface ..... 2-1
2.2 DACInterface ..... 2-8
2.3 Clock Interface ..... 2-8
2.4 ROM BIOS Interface ..... 2-8
2.5 Feature Connector Interface ..... 2-9
2.6 EEPROM/Dipswitch Interface ..... 2-9
CHAPTER 3. DISPLAY MEMORY INTERFACE ..... 3-1
CHAPTER 4. MULTIMEDIA INTERFACE ..... 4-1
4.1 Chroma-keying ..... 4-1
4.2 VideoMasking ..... 42
4.3 Multimedia Input Port ..... 4.4
4.4 Multimedia Output Port ..... 4.5
4.5 Support for External Video Chips ..... $4-9$
4.6 VideoBandwidth ..... 4-11
CHAPTER 5. POWER MANAGEMENT SUPPORT. ..... 5-1
CHAPTER 6. PIN DESCRIPTION ..... 6-1
CHAPTER 7. OTI-64107 REGISTER DEFINITION ..... 7-1
CHAPTER 8. VGA REGISTERS ..... 8-1
CHAPTER 9. ELECTRICAL DATA ..... 9-1
9.1 Maximum Ratings ..... 9-1
9.2 DCSpecifications ..... 9-1
9.3 ACSpecifications ..... 9-4
CHAPTER 10. VIDEO BIOS ..... 10-1
10.1 Overview ..... 10-1
10.2 VGA Compatible Modes ..... 10-3
10.3 OTI-64107 ExtendedModes ..... 10-4
CHAPTER 11. REFERENCE DESIGN ..... 11-1
11.1 OTI-64107 and ATT20C409 VL Bus Design ..... 11-2
11.2 OTI64107 and ATT20C499 PCI-Bus Design ..... 11-10
CHAPTER 12. PACKAGE DIMENSIONS ..... 12-1

## CHAPTER 1: OVERVIEW

### 1.1 FEATURES

- True 64-bit Architecture
- Screen resolutions:
- $1280 \times 1024,256$ colors @ 75 Hz Non-interlaced
- $1024 \times 768,16 \mathrm{M}$ colors @ 60 Hz Non-interlaced
- 0.6-m CMOS technology
- 240-pin PQFP ( 0.5 mm lead pitch)


## TRUE MULTIMEDIA PORT (OTI-64107 only)

- 16-bit data path
- Shared DRAM frame buffer for graphics and video
- 33 MHz transfer rate, $66 \mathrm{Mbytes} / \mathrm{sec}$ data bandwidth
- Video Masking (using a standard inexpensive RAMDAC) allows:
- Text, Graphics, or Animation over video
- Live video does not freeze under a pull-down menu
- Arbitrarily shaped video windows
- Multiple video windows
- Supports chroma keying with a special RAMDAC
- Hardware cursor on video
- Scaling: x 2, x 4, x 8
- Glueless live video support for the most popular video chips
- $\mathrm{I}^{2} \mathrm{C}$ interface built-in
- Modular upgradability, live video can be added as an option


### 1.2 GENERAL DESCRIPTION

The Spitfire ${ }^{\text {TM }}$, OTI-64107 and OTI-64105 are pin-compatible, high-performance 64-bit DRAM GUI Accelerators. The OTI-64107 also provides integrated multimedia support with a 16-bit interface and a shared display memory architecture. Spitfire's unique architecture allows the simultaneous display of multiple, overlapping video and graphics windows.
Both chips interface directly to the PCI bus as well as to the VL and ISA buses, with no external logic. Spitfire's 64-bit drawing engine and 64-bit DRAM interface provides high performance at a cost-effective price. Additionally, Spitfire supports Windows NT quaternary ROP's and Windows 3.x ternary ROP's providing dramatic performance improvement by executing typical software driver functions in hardware. On the PCI bus, Spitfire supports direct burst read from system memory and direct burst write to system memory for faster memory to screen and screen to memory transfers.
Combined with the OTI-088 Clock/DAC (24-bit pixel port) and DRAM, the Spitfire provides a complete, high-performance graphics solution with multimedia support. Using the OTI-64105, manufacturers can implement a cost effective GUI accelerator which can later be upgraded to add multimedia support by replacing the OTI-64105 with the OTI-64107 without the need for a board redesign.

(Features continued on next page)

## FEATURES (Cont.)

- High-Performance Drawing Engine:
- Bitblt engine with color expansion/conversion and chipping
- Supports four independent bitmaps (source, destination, pattern, mask)
- Supports Windows NT quaternary ROPs and Windows 3.1 ternary ROPs
- Line drawing, Area Fills, and CPU assisted drawing mode
- 1, 8, 16, 32 bits/pixel
- Hardware Cursor:
- $64 \times 64 \times 2$ bits/pixel, at 16 M colors
- Frequency of operation:
- Pclk=110MHz
- $\mathrm{Mclk}=66 \mathrm{MHz}$
- Display Memory
- Typical 2Mbytes of DRAM
- Up to 8Mbytes
- Supports $256 \mathrm{~K} \times 16,512 \mathrm{~K} \times 8,1 \mathrm{M} \times 4,256 \mathrm{~K} \times 8$, and $256 \mathrm{~K} \times 4$ DRAMS
- 32/64-bit display memory data bus
- Programmable display memory timing
- ISA/VL/PCI buses supported
- Write buffer
- Memory mapped I/O
- 4Gbytes memory addressing capability
- Glueless 32-bit VL-bus interface
- PCI bus:
- Glueless 32-bit PCI bus interface
- Master Mode support
- Direct burst transfer to/from system memory
- 4Gbytes memory addressing capability
- Output pixel port:
- 8/16/24-bit
- Directly inputs to OTI-088 24-bit ClkDAC
- Allows multiple pixel packing
- Supports $1280 \times 1024 \times 256$ colors at 75 Hz (135-MHz clock) by multiple pixel packing out of the OTI-64107
- EEPROM support for switchless implementation
- Fully integrated Feature Connector support, compliant with VESA VAFC Proposal 1.0 p


Spitfire Actual Package Size

## CHAPTER 2: INTERFACE DESCRIPTION

This section describes the interfaces of the OTI-64105/107 to the other components of the graphics subsystem. The Display Memory interface and the interface to the Multimedia Port are described in subsequent sections. The OTI64105 and the OTI-64107 are pin-compatible parts, except the OTI-64105 does not have the Multimedia Port. The Multimedia Port pins are No-Connects for the OTI-64105. The OTI-64105/107 Interface Diagram is shown below:

## In the rest of this document, these two pin-compatible parts are referred to as the OTI-64107 or 64107.

The following interfaces have been described in the following sections:
2.1 System bus interface
2.2 DAC interface
2.3 Clock interface
2.4 ROM BIOS interface
2.5 Feature connector interface
2.6 EEPROM/Dipswitch interface

### 2.1 System Bus Interface

The OTI-64107 can be configured to interface directly to the three standard system buses in use today: VL, PCI and ISA. The chip configures itself to interface to a particular bus during hardware reset through the Hardware Configuration Register 1 (reg 3DF.07). The VL interface is compliant to the VESA VL-Bus Specification Version 2.0p, Revision 0.93p, dated 9/23/1993. The PCI interface is compliant to the PCI Local Bus Specification Revision 2.0, dated 4/ 30/1993. The ISA interface is compatible to the IEEE P996 standard for 8-bit and 16-bit ISA bus.

### 2.1.1 VL-Bus

The OTI-64107 supports both I/O and memory cycles on the VL-bus up to 50 MHz . I/O cycles are minimally one wait state and programmable up to five wait states. Memory write cycles are designed to run at 0-2 wait states on cache hit cycles, depending on the speed of the bus. Strictly following the VL-bus specification of 4 ns setup time for address and data would force the controller to run at a minimum of one wait. Memory mapped $1 / O$ write cycles are minimally one wait state and programmable up to five wait states, while memory mapped I/O read cycles are minimally two wait states and programmable up to six wait states. As a general rule of thumb, the memory write cycles are zero wait state at a 25 MHz bus speed, and one wait state at $33-50 \mathrm{MHz}$ bus speeds.

32-bit I/O is supported for Extended System Interface registers ( $2 x x x$ ). Standard VGA and Oak Extended registers at 3DE/3DF can only be supported with word or byte cycles. DAC and Auxiliary registers can only be supported with byte cycle. BIOS and drivers must take care of this.

OTI-64107 does not support Bus Mastering or Burst mode on the VL-bus.
See VESA VL-Bus Specification for more operational information on the VL-bus.

### 2.1.2 PCI Bus

The 32 -bit PCI bus is supported up to 33 MHz . I/O and Configuration cycles are minimally one wait state and programmable up to five wait states. Memory cycles, both read and write, are minimally one wait state and maximally three wait states. Memory mapped I/O write cycles are minimally one wait state and programmable up to five wait states, while memory mapped I/O read cycles are minimally two wait states and programmable up to six wait states.

32-bit I/O is supported for Extended System Interface registers (2xxx). Standard VGA and Oak Extended registers at 3DE/3DF are only be supported with word or byte cycles. DAC and Auxiliary registers are only supported with byte cycles.

Bus mastering and burst mode are supported for the PCI bus. However, physical memory address must be used in order to use master mode. Parity generation is supported but there is no parity checking.

See PCI Local Bus Specification (Rev 2.0) for more details.

### 2.1.3 ISA Bus

The OTI- 64107 provides zero wait state memory operations and 1 wait I/O on ISA bus up to 12.5 MHz . Faster bus systems should disable the zero wait state feature. DAC and Auxiliary registers can only be supported with byte cycle, IO16n will not be generated for these cycles.

Bus Mastering is not supported.


Figure 2.1 - VL Bus Block Diagram using OTI-088 ClkDAC


Figure 2.2 - VL Bus Block Diagram using AT\&T20C409 Precision DAC ${ }^{\text {m }}$

(Optional for Multimedia)
Figure 2.3-PCI Bus Block Diagram (Glueless) with the Multimedia Port


Figure 2.4-PCI Bus Block Diagram (compliant) with the Multimedia Port


Figure 2.5-ISA Bus Block Diagram

### 2.2 DAC Interface

DAC WO only supports 8 -bit transfers. For ISA or PCI bus implementation, DAC system data is routed through BD bus to the system bus. For VL bus implementation, DAC system data is routed to the ISA bus through external buffers. OTI-64107 will always decode address and status/command to generate DACRDn and DACWRn for the DAC VO commands. DAC address space by default is 3C6-3C9. Extended DAC V/O space can be supported from $2 \times 80-2 \times 9 \mathrm{~F}$. T. ' $x$ ' is programmable and defaults to 1 . See system block diagrams for more information.

The OTI-64107 can be configured to be either 8 -, 16-, or 24 -bit pixel bus support. Hi-color and true-color support in 8 -bit configuration is the same as 87 X (double or triple frequency). Hi-color support in 16 -bit pixel bus will allow the controller to run at regular frequency instead of doubling. True-color support in 16 -bit pixel bus will require doubling frequency (with one byte wasted or with packed format), but not tripling the frequency. For high resolution ( 1280 x 1024) 256 color modes, there is an option to send two 8-bit pixels out at a time and consequently the pixel clock can be half the regular RAMDAC frequency.

24-bit pixel bus is supported for true color modes only. Due to pin limitations on the VL bus, pins $\mathrm{P}[23: 16]$ are available only when the OTI-6410 ${ }^{-}$is on either ISA or PCI buses. 24-bit pixel bus allows the OTI-64107 to support true color at higher resolution witi. at having to double or triple the pixel clock frequency. See Pixel Interface register for more information on various modes supported at different pixel bus widths.

### 2.3 Clock Interface

Up to 16 external video clock frequencies can be selected by four programmable clock select output pins. Video clock frequencies can be supported up to 110 MHz . These programmable pins can also be used as clock and data pins for serially programmable clock sources, allowing the OTI-64107 to support both VESA and conventional video frequencies without any hardware switches.

Memory clock is selectable through either software if the clock chip is programmable, or by hardware through jumpers if the clock chip has fixed frequencies. Memory clock can be supported up to 66 MF ?

The dual clock synthesizers of the OTI-088 SynDAC have been designed for a glueless and flexible interface for the OTI-64107. The OTI-088 has two programmable pins which are used for clock and serial data inputs. The OTI-64107 sends out a 16-bit serial data stream to program each of the Video Clock and Memory Clock registers in the OTI-088. The register description of the Video Clock Select register (3DF index 6) explains how the OTI-64107 programs the OTI-088. Also refer to the $\quad-088$ data sheet for more details on the clock interface.

The OTI-64107 can also be used with the AT\&T PrecisionDAC's AT\&T20C409 (16-bit pixel port for VL bus) and AT\&T20C499 (24-bit pixel port for PCI bus). The PrecisionDAC's are programmed over the parallel 8-bit data bus. Please refer to the appropriate datasheet for more details on the clock interface.

### 2.4 ROM BIOS Interface

For ISA ' 's configuration, the OTI-64107 can support either one (8-bit BIOS) or two ROMs (16-bit BIOS). The ROM d: . is routed back to the ISA bus through the BD bus and the external buffers if two ROM's are used.

For VL bus configuration, only a single ROM (8-bit BIOS) can be used. The BIOS ROM can only be on the ISA bus. ROM data is routed back to the ISA bus through an external buffer.

For PCI bus configuration, only a single ROM (8-bit BIOS) can be supported. The ROM address is connected to $\mathrm{AD}[14: 0$ ], while the data is connected to BD[7:0]. During ROM read cycles, the OTI-64107 latches the lower system address AD[14:0] to generate internal RA[14:0] and drives them out through AD[14:0], generates ROMENLn as a ROM cutput enable signal, and toggles the RA[1:0] appropriately depending on whether the current cycle is a byte, a word or a doubleword. If it is a word or a double word, the OTI-64107 toggles the RA[1:0] and latches in the ROM data through $\mathrm{AD}[7: 0]$ bus, aligns the data, and sends it back out to $\mathrm{AD}[31: 0]$. Wait states are automatically asserted for the ROM access, assuming MCLK is 66 MHz and the slowest ROM speed is 120 ns .

ROM BIOS address space is assumed to be at C0000h. ROM BIOS support as described above can be enabled or disabled through the Hardware Configuration Register 2.

### 2.5 Feature Connector Interface

The OTI-64107 supports the feature connector in all configurations. The OTI-64107 feature connector support is compliant to the VESA Standard VGA Pass-Through Connector (VSVPC), and is compliant to the VESA Advanced Feature Connector (VAFC) with an appropriate DAC/Synthesizer like the OTI-088. For VAFC, base line compliance is readily achieved with OTI-64107 and any 16-bit pixel port DAC, with clock doubling modes, and 5:6:5 RGB format, such as the OTI-088. To be VAFC compliant in extended modes, a more advanced DAC such as the Bt885 is needed.

Pins EPDATA, EPCLK, and ESYNC are inputs to the chip to enable/disable P[23:0], PCLK, and BLANKn/HSYNC/ VSYNC respectively. Pins HSYNC \& VSYNC have AC timing requirements with respect to PCLK to meet the VAFC specification.

Although PCLK can operate up to 110 MHz , it is not meant to drive the feature connector at this speed. Feature connector operation should be limited to 40 MHz or less.

Pin GRDY is currently not generated from the OTI-64107, but with appropriate timing, BLANKn can be used to generate GRDY for the feature connector.

### 2.6 EEPROM/Dipswitch Interface

A small EEPROM (1024x1) can be supported to enable the add-on card or the graphics subsystem to be switchless. Because the control pins for the EEPROM interface are muxed with clock select pins, the EEPROM should be programmed or read during POST only. See EEPROM Control Register (3DF index E) description for more details. For cost saving purposes, an 8-bit dipswitch can be supported in place of the EEPROM. The dipswitch support does not need external buffers. Dipswitch can be read at anytime through extended register 3DF index D.

## SPITFIRE OTI-64107/64105

## CHAPTER 3: DISPLAY MEMORY INTERFACE

The OTI-64107 supports a wide variety of DRAM types. It supports $64 \mathrm{~K} \times 16,256 \mathrm{~K} \times 4,256 \mathrm{~K} \times 8,256 \mathrm{~K} \times 16$, $512 \mathrm{~K} \times 8$, and $1 \mathrm{M} \times 4$ DRAMs. The OTI- 64107 provides all the necessary control signals, address and data lines to access the display memory in fast page mode.

The wide variety of support for different DRAM types has been provided to take care of the contingency if availabilities of some DRAMs become scarce. The maximum display buffer size is 8 Mbytes when used with $1 \mathrm{M} \times 4$ DRAMs, 4 M bytes when used with $512 \mathrm{~K} \times 8$ or symmetric $256 \mathrm{~K} \times 16$ DRAMs, 2 M when used with $64 \mathrm{~K} \times 16$, $256 \mathrm{~K} \times 4$ or asymmetric $256 \mathrm{~K} \times 16$ DRAMs. The minimum configuration is 256 Kbytes when used with $64 \mathrm{~K} \times 16$ DRAM, 1 Mbyte when used with $256 \mathrm{~K} \times$ XX or $512 \mathrm{~K} \times 8$ DRAM, and 2 Mbyte when used with $1 \mathrm{M} \times 4$ DRAM. See the table below for details on the different DRAMs supported.

Support for $256 \mathrm{~K} \times 16$ includes the 10 -bit row address, 8 -bit column address type as well as the 9 -bit row, 9 -bit column address type. There is an option to convert WExn signals to CASxn signals, and vice versa, to support the myriad types of DRAMs available today.

Memory cycles can be programmed to match the different types of DRAM. The RAS precharge and pulse, CAS pulse width, and RAS-to-CAS delay are all programmable. Matching memory cycles with a programmable memory clock would virtually guarantee the most efficient memory interface for a given memory type. Memory clock can be supported up to 66 MHz . This can drive a 45 ns fast page mode DRAM.

The display buffer can be addressed through either a programmable linear address range above 1 M up to 4 G on VL and PCI buses, and up to 16 M on ISA bus, or through the conventional graphics address range (A0000 to BFFFF) with the segment registers. Depending on the type of memory used, and the amount of memory installed, the chip can be configured to have either 32-, or 64 -bit memory data bus. See memory configuration block diagrams for more details.

DRAM Types Supported

|  | (for 64 bit data bus) |  | Memory Size |  | Number of Control Signal Lines |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRAM Type <br> (address bits) <br> Control bits | $\begin{aligned} & \text { Memory } \\ & \text { Size } \end{aligned}$ | \# of Memory Chips | Maximum Memory Size | Minimum Memory Size | RAS | CAS | WE |
| $\begin{array}{ll} 256 \mathrm{~K} \times 16 \\ \text { (9 RAS, } 9 \mathrm{CA} . & \\ & \text { 1 CAS, } 2 \mathrm{WE} \\ & 2 \mathrm{CAS}, 1 \mathrm{WE} \end{array}$ | 2Mbytes | 4 | 4Mbytes | 1Mbyte | 2 | 1 8 | 8 1 |
| 256K x 16 (10 RAS, 8 CAS) $$ $1 \mathrm{CAS}, 2 \mathrm{WE}$ $2 \mathrm{CAS}, 1 \mathrm{WE}$ | 2Mbytes | 4 | 2Mbytes | 1Mbyte | 1 | 1 | 8 1 |
| $\begin{array}{\|ll} 64 \mathrm{~K} \times 16 & \\ & \text { 1 CAS, } 2 \mathrm{WE} \\ & 2 \mathrm{CAS}, 1 \mathrm{WE} \end{array}$ | 256 Kbytes | 4 | 2Mbytes | 256 Kbytes | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 2 \\ & 8 \end{aligned}$ | $\begin{aligned} & 8 \\ & 2 \end{aligned}$ |
| 256K x 4 | 2Mbytes | 16 | 2Mbytes | 1Mbyte | 1 | 1 | 8 |
| 256K x 8 | 2Mbytes | 8 | 4Mbytes | 1Mbyte | 1 | 8 | 1 |
| $512 \mathrm{~K} \times 8$ | 4Mbytes | 8 | 4Mbytes | 2Mbytes | 2 | 1 | 8 |
| $1 \mathrm{M} \times 4$ | 8Mbytes | 16 | 8Mbytes | 4Mbytes | 1 | 1 | 8 |



Figure 3.1-64K $\times 16$ DRAMs ( 1 CASn, 2 WEn), MD32 \& 64, 256K - 2Mbytes


Figure 3.2-64K x 16 DRAMs (2 CASn, 1 WEn), MD32 \& 64, 256K - 2Mbytes


Figure 3.3-256K x 4 DRAMs, MD32 \& 64, 1M - 2Mbytes


Figure 3.4-256K $\times 16$ DRAMs ( $10 \times 8$, 1 CASn, 2 WEn), MD32 \& 64, $1 \mathrm{M}-4$ Mbytes


Figure 3.5-256K $\times 16$ DRAMs ( $10 \times 8,1$ CASn, 2 WEn), MD32 \& 64, $1 \mathrm{M}-2 \mathrm{M}$ bytes


Figure 3.6-256K $\times 16$ DRAMs ( $9 \times 9,2$ CASn, 1 WEn), MD32 \& 64, $1 \mathrm{M}-4$ Mbytes


Figure 3.7-256K x 16 DRAMs ( $9 \times 9,2$ CASn, 1 WEn), MD32 \& 64, 1 M - 2 Mbytes


Figure 3.8-512K $\times 8$ DRAMs, MD32 \& 64, $2 \mathrm{M}-4$ Mbytes


Figure 3.9-1M x 4 DRAMs, MD32 \& 64, 4M \& 8Mbytes


Figure 3.10-256 x 8 DRAMs, MD32 \& MD64, 1M or 2Mbytes

## CHAPTER 4: MULTIMEDIA INTERFACE

The Spitfire OTI-64107 has a 16-bit multimedia port which allows video data to be input to it's DRAM frame buffer. This multimedia interface consists of 5 control pins in addition to the 16 -bit input data port. The multimedia section in OTI-64107 VGA chip consists of a multimedia input (MMI) port and a multimedia output (MMO) port pair connecting directly to the graphics frame buffer memory (also referred to as the display memory or video memory). The MMI port accepts live video data (i.e. a continuous input data stream from any external video source) and stores it into the graphics frame buffer, eliminating the need of a system bus data path and a dual-frame-buffer memory scheme. The video data coming into the MMI port can be either in an RGB or in a YUV data format. Once the video data is stored into the graphics frame buffer it can be displayed on the screen via the MMO port. The MMO port consists of a hardware window logic section that displays the stored video data (as opposed to graphics data) on the screen. The hardware window fetches the video data directly from the graphics frame buffer and sends the video data to the DAC.

There are two methods of displaying video data, which are described in the next two sections.

### 4.1 Chroma-keying

The first method called "chroma-keying" (also called color-keying) involves storing the video data into a nondisplayed area of the graphics frame buffer. In this case, a 'key' code is placed in the display area of the graphics frame buffer at the point at which the video data is to be displayed on the screen. As the data from the graphics frame buffer is sent to the DAC, the DAC scans the incoming data for the key code. When this key code is encountered the DAC multiplexes the data between graphics data (displayed area) and video data (non-displayed area) on a pixel boundary each time the key code is encountered. Chroma-keying uses a predefined (programmable) byte for the key and a set of multiplexing logic to facilitate the switch between data types. The switch is done on a pixel boundary. The key code cannot be used for a color on the screen, as it will cause video to be displayed at that pixel. Figure 1 shows the memory map for chroma-keying.


Figure 1: Memory Map for Chroma-Keying

The 'window' size for the video data that is displayed on the screen is controlled in the following manner. For each scan line chroma-keys are placed in the graphics frame buffer to indicate the points at which the data multiplexing between the graphics and the video data is to occur. A key is placed in the display area to indicate the video image from begining to end, defining the window size of the video image. The advantage of chroma-keying is that the color depth of the video data (i.e. 4-, 8 -, 16 - or 24 -bits per pixel) and format (RGB vs. YUV) can be different from that of the graphics data. While this scheme provides color depth flexibility it requires the use of an intelligent DAC such as Brooktree Bt885 and external support logic to multiplex between graphics and video data (the data bus to the frame buffer is 64-bits, whereas the video data port of the Bt 885 is 32-bits).

As the Bt885 DAC performs the switch between displaying graphics data and 'deo data, both data types must be transferred out of the graphics frame buffer. This requires a very high transfe: ndwidth out of the graphics frame buffer memory; data must be fetched from two different places in the frame butter, one from the graphics data area (the displayed area) and the other from the video data area (the non-displayed area). This is accomplished by sending the graphics data out during the display time and sending the video data out during the non-display time. This scheme effectively limits the size of the video window as the ratio of the non display time to the display time is typically only $20-25 \%$. Another limit on the video window is the 800 -byte video FIFO in the Bt 885 (typically 400 pixels).

### 4.2 Video Masking

Another method called "Video Masking", or "Alpha Channel" is implemented in the OTI-64107 to eliminate these problems. It involves storing live video data into the graphics frame buffer at elocation at which it will be displayed on the screen. This places two requirements on the system: the color depth of the video data must be the same as the color depth of the graphics data, and the input must be in RGB format, as the graphics and video data are both in RGB format.

There are several advantages of video-masking over chroma-keying. Any standard inexpensive DAC can be used which could result in significant cost savings. This scheme does not require additional graphics frame buffer memory bandwidth allowing the use of larger video windows. No external glue logic is required between the graphics DRAM memory and the DAC. Also, no special keying codes are required in video masking. This allows the use of all the colors, whereas in chroma-keying one color cannot be used as it is allocated to the key. The contents of the graphics frame buffer are sent to the DAC without regard of data type. In order to support overlapping windows a Multimedia Mask Map (not to be confused with the Coprocessor Mask Map) is utilized to mask the video data that is stored in the graphics frame buffer. The Multimedia Mask Map is a 1 bpp map used to prevent the incoming video data from updating current graphics data on the screen, thus preserving the content of any graphics data that overlaps the video data. In this manner text, graphics, or animation can be displayed over the video data. Each bit in the mask corresponds to one pixel in the displayed area of the screen. Only incoming pixels of the video data corresponding to set bits in the mask will be stored into the graphics frame buffer. Because the video data occupies a portion of the displayed area, the video data is sent to the DAC in the same manner as graphics data. The driver must determine the size and shape requirements of the video window and setup the Multimedia Mask Map to simulate window overlap. A major advantage of video masking is that graphics or text data over video can be captured, unlike chroma-keying where text data or graphics annotated over the video cannot be captured. Video masking also allows arbitrarily shaped windows which can be used to create unique effects. Pull-down menus do not freeze the video. Figure 2 shows the memory map for video masking.


Figure 2: Memory Map for Video Masking

The Multimedia Mask Map is read and written as bytes in the graphics frame buffer memory address space; only whole bytes can be manipulated for each read or write to the mask. Since each bit in the mask corresponds to one pixel, and since the number of pixels that the mask operates on could be odd, the software driver must account for partial-byte reads or writes to the mask. A ' 1 ' would allow video data to update the screen, a ' 0 ' would prohibit updating. This map can be located anywhere in the non-displayed area and is programmable through the Multimedia Mask Map Start Address register. This map is assumed to be continuous and has no offset. There is no alignment hardware for this map. All unused bits should be filled with 0 's, otherwise incorrect pixels might appear on the screen.

There are two sets of memory-mapped registers that affect this scheme. The first set of registers control the video data window: HW Start Address registers (offset[9C-9E]) and, HW Address Offset register (offset[9F]). The Start Address registers define the address within the graphics frame buffer at which the input video data will be stored. The Address Offset register defines the starting address of the next scan line of the video data. (The value in the Offset register is the scan line length of the displayed area of the screen which may not be the same as the total scan line length). Once these registers are setup, the video data is automatically written into the graphics frame buffer for each cycle on the MMI port. Or, in the case of the outputs, the video data is fetched from the frame buffer for each cycle on the MMO port.

A second set of registers control the Multimedia Mask Map: HW Mask Map Start Address registers 3DF[98-9A] and, HW Control register 3DF[96]. The Mask Map Start Address registers define the address within the frame buffer at which the Multimedia Mask Map begins. The Control register enables the use of the mask. In the case in which the video data is stored directly into the display area of the frame buffer, the Multimedia Mask Map, when enabled via the Control register, prevents live video data from updating the existing contents of the frame buffer whenever a 0 is encountered in the mask. The area defined by the video data window control registers must be greater than or equal to the area masked by the Multimedia Mask Map.

Figure 4.3 illustrates a display using the video masking scheme in the OTI-64107.


Figure 4.3 - Video Windows \& Image Masking

In the example, the display resolution is $1024 \times 768$ and the color depth is eight bits/pixel. The absolute diagonal coordinates of the video windows are x1=41 pixels, y1=100 pixels and $\mathrm{x} 2=359$ pixels, $\mathrm{y} 2=246$ pixels. The Multimedia Mask Map is typically placed in the upper, non-displayed area of the graphics frame buffer. For this resolution 98,304 bytes are required to store the mask data.

The Multimedia Mask Map will contain 1's for the following areas: 41,100 to 250,$200 ; 41,201$ to 359,219 ; and 41,220 to 120,246 . The mask will contain 0 's in all other pixel positions.

### 4.3 Multimedia Input (MMI) Port

The MMI port is an 16 -bit synchronous data port that can receive data at rates up to 33 MHz . In the Spitfire OTI64107, this input port is designed to interface gluelessly to devices that support the $\mathrm{I}^{2} \mathrm{C}$ bus or directly to programmable video decoders or scalers. Devices that support the $\mathbf{I}^{2} \mathbf{C}$ protocol include video decoders and scalers from Philips (SAA7110, SAA7186, SAA7196, etc.), ITT, and Sony. Devices that have a programmable interface include video decoders from Brooktree (Bt812) and scalers from Thesys (Th6205). Almost all video chips that do not support the $\mathrm{I}^{2} \mathrm{C}$ bus, can be interfaced gluelessly with the OTI-64107 using the programmable interface. Support for the external video devices includes a chip select, system I/O command and system data control logic, and the $\mathrm{I}^{2} \mathrm{C}$ bus. In the future, the Spitfire family will be modified to interface directly to the VESA Media Channel, 16-bit mode and still maintain pin-to-pin compatibility with the current version. The MMI port takes video data into the OTI-64107 and stores it into the graphics frame buffer.

The input data can also be scaled down vertically and/or horizontally by the OTI-64107. Vertical scaling by displaying every 2,4 , or 8 lines is supported with an option to tart skipping on odd or even scan lines. Horizontal scaling by displaying every 2,4 or 8 pixels is supported in a similar manner. Scaling is particularly important to save memory space and bandwidth.


The input signals for the MMI Port are:

- MMVRSETn is used to indicate the beginning of a frame,
- MMHRSETn is used to indicate the end of a line,
- MMVALID is used to indicate that data is ready to be clocked in,
- MMFIELD is used to indicate even or odd fields,
- MMCLK is the input clock, and,
- $\quad \mathrm{MMD}[15: 0]$ is the 16 -bit input data bus.

The registers that control the input port are:

- HW Start Address registers (offset[9C-9E]) define the address within the graphics frame buffer at which the input video data will be stored, and,
- HW Address Offset register (offset[9F]) defines the starting address of the next scan line of the video data. The value in the Offset register is the scan line length of the displayed area of the screen which may not be the same as the total scan line length.

Once these registers are setup,

- MMVRSETn would load the HW Start Address Register into the MMI address counter,
- MMHRSETn would add the HW Offset register to the current start address and load it into the MMI address counter, and,
- MMVALID active would initiate transferring data to the frame buffer.


### 4.4 Multimedia Output (MMO) Port

The MMO port is supported as a hardware window (very similar to the hardware cursor) and is designed to interface with the Brooktree Bt885 with some additional logic ( 8 F374's when used with the 64-bit memory data bus, none with 32 -bit memory data bus). The data path for the video data is connected to the Bt 885 via MD [63:0]. A video window can be defined through the Vertical Position Start, Width and Height registers. In this case chroma-keying is selected. The MMO port as described above is used when video data is stored in the non-display area and a video DAC like the Bt885 is used. The Bt 885 will display graphics data until it reads the chroma-key at which time it will start displaying video data in the window.

The hardware cursor is supported through the logic in the Bt 885 . A repeat line input signal is also available to assist the Bt 885 to do vertical zooming. When this line is active, the memory controller would fetch the same video line again and cause zoom-in by pixel line replication.

The control signals for the MM Port are:

- VDVALID is use to indicate to the VideoDAC that the data is ready to be clocked in.
- MDMXn is used to mux $\mathrm{MD}(63: 32)$ with $\mathrm{MD}(31: 0)$
- RPLINE is used to assist the Bt885 to do vertical zoom-in. The memory controller would fetch the same video line again and cause a zoom-in by pixel line replication.
The registers that control the output port are the Hardware Cursor control registers (registers 0-88).
When a standard ClkDAC like the OTI-088 or the AT\&T20C499 are used, the hardware cursor logic is enabled in the OTI-64107 instead of the hardware window. In this case the video masking scheme must be used to display the video data window and the Multimedia Mask Map is used to control the size of the video window.

Video masking allows graphics (e.g., text or pull-down menus) to overwrite the video. It also allows arbitrarily shaped windows, and with some constraints, multiple video windows.


Figure 4.2-Block Diagram of the Multi-Media Port with the Brooktree Bt 885 Video DAC on the VL Bus

(Optional for Multimedia)
Figure 4.3 - Block Diagram of the Multi-Media Port and the VAFC using OTI-088 ClkDAC and PCI Bus (Glueless)

(Optional for Multimedia)

Figure 4.4 - Block Diagram of the Multi-Media Port and the VAFC using AT\&T20C499 Precision DAC ${ }^{\text {d }}$ and PCI Bus (Glueless)

### 4.5 Support for External Video Chips

To save glue logic when external Video Chips (such as video decoders, image scalers, etc.) are required for the graphics subsystem, the OTI-64107 provides additional address decoding, address latching and data routing for these external components. For components that have an $\mathrm{I}^{2} \mathrm{C}$ interface (like Philips or ITT decoders and scalers) instead of the standard host interface, the OTI-64107 can also interface with them through a combination of hardware (through the Multimedia Port) and software. On the PCI bus, support for external Video chips normally requires fairly extensive circuitry (probably a custom gate array). This includes the configuration registers, address latches and decoders, data latches and buffers, address counters, etc. The OTI-64107 has all of this circuitry built-in, allowing a very low cost and convenient interface to external Video chips.

### 4.5.1 $\quad \mathrm{I}^{2} \mathrm{C}$ Bus

The $I^{2} C$ Bus is a serial data communications bus developed by Philips. It is a two-wire multi-master serial bus with a standard transfer rate of $100 \mathrm{Kbits} / \mathrm{sec}$, and $400 \mathrm{Kbits} / \mathrm{sec}$ in fast-mode. The number of interfaces connected to the bus is solely dependent on the limiting bus capacitance of 400 pf .

The 2 wires, Serial Data (SDA) and Serial Clock (SCL), carry information between the devices connected to the bus. Each device is recognized by a unique address, and can operate as a transmitter or receiver, depending on the function of the device. A master is the device which initiates a data transfer and generates the clock signals to permit that transfer. Any device addressed is considered a slave. As the $I^{2} \mathrm{C}$ bus is a multi-master bus, more than one device capable of controlling the bus can be connected to it.

More than one master could initiate a data transfer at the same time. An arbitration scheme using wired-AND connections on all $I^{2} C$ devices is used. Generation of the clock signals on the $I^{2} C$ bus is always the responsibility of the master device; each master generates its own clock signals when transferring data on the bus. Bus clock signals can only be altered when they are stretched by a slow-slave device holding down the clock line, or by another master when arbitration occurs.

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. A HIGH to LOW transition on the SDA line when SCL is HIGH indicates a start condition. A LOW to HIGH transition of the SDA line defines a stop condition. Start and stop conditions are always generated by the master.

Data is transferred with the MSB first. The addressing procedure for the $I^{2} C$ bus is such that the first byte after the start condition usually determines which slave will be selected by the master. The first seven bits of the first byte make up the slave address, followed by the direction bit ( $\mathbf{R} / \mathbf{W n}$ ). Each data byte is followed by an acknowledge bit. See the $I^{2} \mathrm{C}$ Bus Specification for more information.

### 4.5.2 $\quad \mathrm{I}^{2} \mathrm{C}$ Support

The OTI-64107 has the 2 programmable $I^{2} \mathrm{C}$ bus pins, SRCK (Serial Clock line) and SRD (Serial Data line), to support the $I^{2} \mathrm{C}$ bus. These two pins are controlled and can be read from the $\mathrm{I}^{2} \mathrm{C}$ Control register (3DF index C). Writing 0's will drive the pins low, and writing l's will tristate the pins. Software can control and read these pins in accordance with the $I^{2} \mathrm{C}$ bus protocol to program the external component's registers. A typical $\mathrm{I}^{2} \mathrm{C}$ (Philips decoder or scaler) bus to ISA interface needs to be designed to accept video in a PC system. This interface requires at least four TTL parts and three PALs to be implemented. The OTI-64107 has this interface built-in, saving the parts and time to implement the $I^{2} \mathrm{C}$ bus interface.

### 4.5.3 Auxiliary I/O Support

For non- $\mathrm{I}^{2} \mathrm{C}$ bus devices that have a 16 -bit data bus, host read and host write signals (like the Bt812), the OTI-64107 provides all the necessary control signals to the address space to select and route data. The auxiliary I/O support is different for each system bus platform. On the VL-bus, auxiliary I/O can be supported by configuring the OTI-64107 to generate DACCSn (could be used by the Bt885) and ACSn (could be used by the Bt812) instead of DACRDn \& DACWRn respectively. These chip select signals, can be ORed (LS32) with IOWRn and IORDn from the ISA bus to generate DACRDn, DACWRn, ARDn, and AWRn. The register select address can be connected directly to the SA bus of the ISA connector. Data routing is done through the same LS245 that is used for DAC \& BIOS ROM routing.


Figure 4.5 - Auxi.sy I/O on VL Bus (via ISA Bus)

On the PCI bus, ARDn and AWRn are generated from the OTI-64107. ARS[3:0] are latched from the system address and sent out to the external components. Up to 16 address pins can be supported using external address latches. Data is routed through the $\mathrm{BD}[7: 0]$ bus. See the PCI Bus block diagram for more information.

On the ISA bus, ARDn and AWRn are also generated, $\mathrm{BD[7:0]}$ is used to route data, but $\operatorname{ARS}[3: 0]$ are not generated and the register select lines should $b$ connected directly to the system bus just like on the VL-bus.

### 4.6 Video Bandwidth

Maximum video resolution and refresh rate is a function of memory bandwidth available to the MM port after screen refresh has been satisfied. Total memory bandwidth is a function of memory clock, memory bus width, and the programmed memory timing. The memory controller of the OTI-64107 reserves first priority for screen refresh, then MM port, and then other sources. Thus, the maximum video resolution that can be supported for a given graphics mode can be defined by the maximum bandwidth available to the MM port for the mode. The only restriction is caused by the bandwidth of the 48 -byte FIFO which recieves the input data from the 16 -bit MMdata port. the Maximum Video Bandwidth numbers listed in the table below are extremely conservative. In actuality, the bandwidth should be significantly higher. The following tables show the video bandwidth that can be supported for a given graphics mode with 64 -bit memory bus and 66 MHz MClk.

Table 1. OTI-088 Video Bandwidth (or Equivalent DACs the AT\&T 20C409/20C499)

| Graphics <br> Resolution | bpp | Vertical <br> Refresh | Maximum Video <br> Bandwidth | Maximum <br> MMClk | MClk | MD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1280 \times 1024$ | 8 | 75 Hz | $44 \mathrm{Mbytes} / \mathrm{sec}$ | 22 MHz | 66 MHz | 64 |
| $1024 \times 768$ | 8 | 75 Hz | $70 \mathrm{Mbytes} / \mathrm{sec}$ | 35 MHz | 66 MHz | 64 |
| $1024 \times 768$ | 16 | 75 Hz | $35 \mathrm{Mbytes} / \mathrm{sec}$ | 17 MHz | 66 MHz | 64 |
| $1280 \times 1024$ | 8 | 60 Hz | $47 \mathrm{Mbytes} / \mathrm{sec}$ | 23 MHz | 66 MHz | 64 |
| $1024 \times 768$ | 8 | 60 Hz | $70 \mathrm{Mbytes} / \mathrm{sec}$ | 35 MHz | 66 MHz | 64 |
| $1024 \times 768$ | 16 | 60 Hz | $44 \mathrm{Mbytes} / \mathrm{sec}$ | 22 MHz | 66 MHz | 64 |

## Notes:

1. Standard Video Resolution is just an example of what standard resolution can be supported with the given available bandwidth. Standard Video Resolutions are $640 \times 480,320 \times 240$, and $160 \times 120$. The exact video resolution that can be supported is actually higher than the standard ones. For example, in the case of $1280 \times 10248$ bpp graphic mode, a video window of $640 \times 480$ at 30 Hz and 8 bpp only requires $9.22 \mathrm{Mbytes} / \mathrm{sec}$, but the available bandwidth is $22 \mathrm{Mbytes} / \mathrm{sec}$.
2. Maximum MMClk is the maximum rate of transfer the MM port can sustain without losing any data. To run a higher rate than this, the internal scale down circuitry should be utilized.
3. Maximum video bandwidth is the maximum rate of updating the video screen.

For video windows using the Bt885 as the RAMDAC, the resolution that can be supported is limited not only by the bandwidth available to the MM port, but also the bandwidth available to MMO port, and the cache size ( 800 bites) of the Bt 885 .

Table 2. Bt855 (or equivalent RAMDAC) Video Bandwidth with the Bt885 DAC ${ }^{1,2}$

| Graphics <br> Resolution | bpp | Vertical <br> Refresh | Maximum Video <br> Bandwidth | Maximum Video <br> Resloution | Maximum <br> MMClk | MCLK | M |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $1280 \times 1024$ | 8 | 75 Hz | $35 \mathrm{Mbytes} / \mathrm{sec}$ | $256 \times \mathrm{XX} @ 16 \mathrm{bpp}$ | 17 MHz | 66 MHz | 64 |
| $1024 \times 768$ | 8 | 75 Hz | $38 \mathrm{Mbytes} / \mathrm{sec}$ | $320 \times \mathrm{XX} @ 16 \mathrm{bpp}$ | 19 MHz | 66 MHz | 64 |
| $800 \times 600$ | 8 | 75 Hz | $38 \mathrm{Mbytes} / \mathrm{sec}$ | $512 \times \mathrm{XX} @ 16 \mathrm{bpp} *$ | 19 MHz | 66 MHz | 64 |
| $640 \times 480$ | 8 | 75 Hz | $38 \mathrm{Mbytes} / \mathrm{sec}$ | $640 \times \mathrm{XX} @ 16 \mathrm{bpp}^{*}$ | 19 MHz | 66 MHz | 64 |
| $1280 \times 1024$ | 8 | 60 Hz | $38 \mathrm{Mbytes} / \mathrm{sec}$ | $384 \times \mathrm{XX} @ 16 \mathrm{bpp}$ | 19 MHz | 66 MHz | 64 |
| $1024 \times 768$ | 8 | 60 Hz | $38 \mathrm{Mbytes} / \mathrm{sec}$ | $512 \times \mathrm{XX@16bpp}{ }^{*}$ | 19 MHz | 66 MHz | 64 |
| $800 \times 600$ | 8 | 60 Hz | $38 \mathrm{Mbytes} / \mathrm{sec}$ | $640 \times \mathrm{XX} @ 16 \mathrm{bpp}^{*}$ | 19 MHz | 66 MHz | 64 |
| $640 \times 480$ | 8 | 60 Hz | $38 \mathrm{Mbytes} / \mathrm{sec}$ | $640 \times \mathrm{XX@} @ 16 \mathrm{bpp}^{*}$ | 19 MHz | 66 MHz | 64 |

Notes:

1. Maximum Video Line Width is the maximum resolution that can be displayed by the MMO port at 16 bpp or 8 bpp video color depth.
2. Maximum Video Resolution - maximum video data that can be fetched to display per line.
3.     * Although 512 and 640 pixels can be fetched by the OTI- 64107 , only 400 pixels ( 800 bytes) can be handled by the Bt 885 per line. Thus, the maximum resolution when used with Bt 885 is 400 x XX .

## CHAPTER 5: POWER MANAGEMENT SUPPORT

The OTI-64107 has power saving modes that are compliant to the VESA DPMS Proposal version 1.0p. The four modes of power management are as follows:

| State | HSYNC | VSYNC | BLANKn | P[23:0] | DPMS <br> Requirement | Power <br> Savings |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| On | Pulses | Pulses | Active | Active | Mandatory | None |
| Stand-by | No Pulses | Pulses | Blanked | Blanked | Optional | Minimal |
| Suspend | Pulses | No Pulses | Blanked | Blanked | Mandatory | Substantial |
| Off | No Pulses | No Pulses | Blanked | Blanked | Mandatory | Maximum |

Active - means normal operation, signal is switching between active and inactive
No Pulses - signals remain at inactive state (HSYNC, VSYNC $=0$ )
Pulses - normal operation for HSYNC \& VSYNC
Blanked - BLANKn is asserted (0), $\mathrm{P}[23: 0]=0$
When in any of the power saving modes, the Memory Controller stops fetching data for display, but continues to refresh the DRAM. Power management is controlled by the Power Management Control register (3DF index F).

## SPITFIRE OTI-64107/64105

## CHAPTER 6: PIN DESCRIPTION

### 6.1 ISABus Interface

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :---: |
| MASTERn | 60 | I | MASTERn. This pin indicates that the current cycle is a master cycle when the controller is in add-on configuration. It enables the LA address to pass through during master cycle. |
| MWRn | 62 | 1 | MEMORY WRITE. Active low memory write strobe. |
| MRDn | 63 | I | MEMORY READ. Active low memory read strobe. |
| CINTn | 66 | Ood | CRT INTERRUPT REQUEST. Interrupt is asserted when vertical retrace occurs if it is enabled by bit 5 of the Vertical Retrace End ( 395 index 11) register. It is an active low open drain output. |
| RESETn | 67 | I | RESET. Active low system reset signal. This input signal will reset the VGA controller and initialize the configuration register based on the logic level on MD[15:0] pins at power-up reset time. This signal is inverted from the bus reset. |
| LA[23:17] | $\begin{gathered} 75-72,70, \\ 65-64 \end{gathered}$ | I | UNLATCHED SYSTEM ADDRESS BITS 23:17. These bits are decoded to generate M16n. Bits 19:17 are latched by ALE to generate SA[19:17]. |
| M16n | 68 | Ood | 16-BIT MEMORY. Active low, open drain output signal used to indicate to the system that the present cycle is a 16-bit data transfer to video memory. This signal is derived from the decoding of LA23:LA17. |
| ZEROWSn | 69 | Ood | ZERO WAIT STATE. This pin is used to indicate the current cycle is a 0 wait state cycle. |
| IO16n | 71 | Ood | 16-BIT I/O. This active low, open drain output signal is used to indicate to the system that the present data transfer is a 16 -bit I/O cycle. It is derived from the decode of system address bits SA19-SA0. |
| BHEn | 76 | I | BYTE HIGH ENABLE. This active low input indicates that there is valid data on $\operatorname{SD}[15: 8]$ bus. This signal and SA[0] together indicate to the OTI-107 whether an 8 bit or 16 bit cycle is being executed by the system. |
| ALE | 78 | I | ADDRESS LATCH ENABLE. This input is used to latch a valid address from the CPU in add-on configuration. |
| RFSHn | 79 | I | REFRESH. This input is used to qualify the video memory and I/O access from CPU. An active low indicates a system memory refresh cycle. |
| IORn | 80 | I | I/O READ. This is an active low I/O read strobe. |
| IOWn | 81 | I | I/O WRITE. This is an active low I/O write strobe. |


| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| IOCHRDY | 82 | Ood | IO CHANNEL READY. An open drain active high output to signal <br> processor that it ready for memory access. This signal is used to add <br> wait states to the bus cycle during display memory accesses. |
| SA[16:0] | $101-92,90-85,83$ | I | LATCHED SYSTEM ADDRESS BITS 16:0. |
| SD[15:0] | $102-108,110$, <br> $112-115,117-120$ | I/O | SYSTEM DATA BUS BITS 15:0. |
| AEN | 111 | I | ADDRESS ENABLE. This input is used to qualify the video I/O <br> access from CPU. When it is active high, the DMA controller has <br> control of the add. $s$ sus, data bus, and command lines. |

Total: 55 pins

### 6.2 VL Bus Interface

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| SA[31:2] | $3-10,72-69$, <br> $65-62,60-47$ | I | SYSTEM ADDRESS BUS bits 31:2. This bus should be connected <br> to the ADR[31:2] bus of the VL connector. |
| CINTn | 66 | Ood | CRT INTERRUPT REQUEST. Interrupt is asserted when vertical <br> retrace occurs if it is enabled by bit 5 of the Vertical Retrace End <br> (register 3?5 index 11) register. It is an active low open drain <br> output. |
| RESETn | 67 | I | MASTER RESET. This reset signal is used to reset all internal state <br> machines and some default registers. During Reset active, all <br> bidirectional buses are tri-stated. This signal is also used to latch-in <br> the configuration register values. This reset is active low and should <br> be connected the VL bus RESETn signal instead of the ISA bus <br> active high RESET. |
| PROCLK | 68 | I | PROCESSOR CLOCK. Processor clock input used to sample CPU <br> status and address. This clock is 1X for VL bus but can be <br> configured to be 2X. This signal should be connected to the LCLK <br> pin of the VL connector. |
| SD[31:0] | $73-76,78-81$, <br> $85-90,92-93$, <br> $102-108,110$, <br> $112-115,117-120$ | I/O | SYSTEM DATA BUS bits 31:0. This bus shouid be connected to <br> the DAT[31:0] bus of the VL connector. |
| BEn[3:0] | $82,94,101,111$ | I | BYTE ENABLES. Used to indicate which of the 4 bytes of the <br> $32-b i t ~ d a t a ~ b u s ~ a r e ~ i n v o l v e d ~ w i t h ~ t h e ~ c u r r e n t ~ t r a n s f e r ~ c y c l e . ~ T h e s e ~$ |
| signals should be connected to the BE[3:0] pins of the VL connector. |  |  |  |$|$


| Pin Name | Pin Number | Type | Description |
| :--- | :--- | :--- | :--- |
| ADSn | 95 | I | ADDRESS STATUS. Active low input used to indicate a valid <br> address is on the bus. This signal should be connected to the ADSn <br> pin of the VL connector. |
| SRDYIn | 96 | I | SYSTEM READY INPUT. Input from the chipset to indicate <br> termination of a cycle. This signal should be connected to the <br> RDYRTNn pin of the VL connector. For system without RDYRTNn <br> signal, SRDYn should be routed back to SRDYIn. |
| SRDYn | 97 | Osod | SYSTEM READY. Tristateable active low output used to indicate <br> the termination of a bus cycle. This signal should be driven high for <br> one Proclk before being released. This signal should be driven <br> during the first T2 state only when in Fast Write configuration. For <br> regular write configuration and all read cycles, this signal should <br> only be driven from the second T2 state onward. This signal should <br> be connected to the LRDYn pin of the VL connector. |
| ISACMD | 98 | I | ISA COMMAND. This is a NAND of IORn, IOWn, MRDn. This <br> signal is used to generate DACRDn, DACWRn, and DOEn. |
| WRn | 99 | I | WRITE/READ. Signal used to distinguish between a write (WRn <br> high) or a read (WRn low) transfer. This signal should be connected <br> to the W/Rn pin of the VL connector. |
| MIOn | 100 | I | MEMORY or I/O STATUS. Input from the bus to indicate the <br> current cycle is a memory (MIOn high) transfer or an IO (MIOn <br> low) transfer. This signal should be connected to the M/IOn pin of <br> the VL connector. |

## Total: 76 pins

### 6.3 PCI Bus Interface

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| CINTn | 66 | Ood | CRT INTERRUPT REQUEST. Interrupt is asserted when vertical <br> retrace occurs if it is enabled by bit 5 of the Vertical Retrace End <br> (register 3?5 index 11) register. It is an active low open drain <br> output. |
| RESETn | 67 | I | RESET. This signal is used to reset all internal state machines and <br> some default registers. During RST active, all bidirectional buses <br> are tri-stated. RESET signal is also used to latch-in the <br> configuration register values. This signal is active low. |
| CLK | 68 | I | CLOCK. Used to provide timing for all trasactions on PCI. ALL <br> other PCI signals are sampled on the rising edge of CLK, and all <br> other timing parameters are defined with respect to this edge. |


| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :---: |
| PAR | 70 | VO | PARITY. Active high even parity across $\mathrm{AD}[31: 0]$ and $\mathrm{C} / \mathrm{BEn}[3: 0]$ |
| GNTn | 71 | I | GRANT. Input from the bus arbiter to indicate that the request has been granted. |
| REQn | 72 | 0 | REQUEST. Output to the bus arbiter to request for the bus. |
| AD[31:0] | $\begin{gathered} 73-76,78-81 \\ 85-90,92-93 \\ 102-108,110 \\ 112-115,117-120 \end{gathered}$ | I/O | ADDRESS/DATA BITS 31:0. Address and Data are multiplexed. During the first clock of transaction $\mathrm{AD}[31: 00]$ contain a physical byte address (32-bits). During subsequent clocks, $\mathrm{AD}[31: 0]$ contain data. |
| C/BEn[3:0] | 82,94,101,111 | I/O | BUS COMMAND/BYTE ENABLES. Bus Command and Byte Enables are multiplexed. During the address phase of transaction, $\mathrm{C} / \mathrm{BEn}$ define the bus command. During the data phase C/BEn are used as Byte Enables. The Byte Enables determine which bytes carry meaningful data. This bus is an input during slave mode and an output during master mode. |
| IDSEL | 83 | I | INITIALIZATION DEVICE SELECT. Active high chip select in lieu of the upper 24 address lines during configuration read and write transactions. |
| FRAMEn | 95 | I/O | CYCLE FRAME. Used to indicate the beginning and duration of an access. This signal is an input during slave mode and an output during master mode. |
| IRDYn | 96 | I/Osod | INITIATOR READY. IRDYn used to indicate the initiating agent's ability to complete the current data phase of the transaction. It is used in conjunction with TRDYn. This signal is an input during slave mode and an output during master mode. |
| TRDYn | 97 | I/Osod | TARGET READY. Used to indicate the target agent's ability to complete the current data phase of the transaction. TRDYn is used in conjunction with IRDYn. A data phase is completed on any clock when both TRDYn and IRDYn are asserted. During a read TRDYn indicates that valid data is present on AD [31:0]. During a write it indicates the target is prepared to accept data. Wait cycles are inserted until both IRDYn and TRDY are asserted together. This signal is an output during slave mode and an input during master mode. |
| DEVSELn | 98 | I/Osod | DEVICE SELECT. When driven active, indicates the driving device has decoded its address as the target of the current access. As an input it indicates whether any device on the bus has been selected. This signal is an output during slave mode and an input during master mode. |
| STOPn | 99 | J/Osod | STOP. Active low signal used by the current slave to request the current Master to stop the current transaction. This signal is an output during slave mode and an input during master mode. |
| LOCKn | 100 | I/Osod | LOCK. Active low signal used to indicate an atomic operation that may require multiple transactions to complete. |

Total: $\mathbf{4 9}$ pins

### 6.4 BIOS ROM Interface

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| DOEn/ | 45 | 0 | DATA OUTPUT ENABLE. VL bus configuration, this is an active <br> low signal to enable the low byte of BIOS data, DAC, and DIP <br> SWITCH data to ISA data bus. Depending on the cycle, the selected <br> device will drive the output data or will receive the input data. <br> ROM ENABLE: PCl Bus configuration, this is an active low signal <br> to enable the the ROM read. ISA bus 16-bit ROM configuration, this <br> signal is used to enable the extemal buffer which routes the upper <br> byte out to the system bus. |

Total: 1 pin

### 6.5 Clock Interface

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| VCLK | 2 | I | VIDEO CLOCK. This is the master input pixel clock. |
| CSEL[3] | 11 | 0 | CLOCK SELECT LINE 3. Clock select lines are used to select the <br> appropriate video clock frequency. This pin can be programmed <br> through register 3DF index 6. |
| CSEL[2] | 12 | 0 | CLOCK SELECT LINE 2. Clock select lines are used to select the <br> appropriate video clock frequency. This pin can be programmed <br> through register 3DF index 6. |
| CSEL[1] | 13 | 0 | CLOCK SELECT LINE 1. Clock select lines are used to select the <br> appropriate video clock frequency. This pin can be programmed <br> through register 3DF index 6 or register 3C2. |
| CSEL[0] | 14 | O | CLOCK SELECT LINE 0. Clock select lines are used to select the <br> appropriate video clock frequency. This pin can be programmed <br> through register 3DF index 6 or register 3C2. |
| MCLK | 196 | I | MEMORY CLOCK. This is the input clock used for display memory <br> timing. |

Total: 6 pins

### 6.6 Feature Connector Interface

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| ESYNC | 216 | Ipu | ENABLE SYNC. This active high input is used to enable the <br> BLANKn, HSYNC and VSYNC output signals. |
| EPCLK | 220 | Ipu | ENABLE PCLK. This active high input is used to enable the PCLK <br> output to the SynDAC. |
| EPDATA | 222 | Ipu | ENABLE PDATA. This active high input is used to enable the <br> P[23:0] Pixel Data output pins. |

Total: 3 pins

### 6.7 DACInterface

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| P[23:16] | $3-10$ | 0 |  <br> ISA buses only. It is not applicable for the VL-bus. These pins can <br> be three-stated. |
| P[15:0] | $224-229$, <br> $231-240$ | 0 | PIXEL DATA. Output data bus interfaces to the external synDAC <br> chip for color mapping during active CRT display time. These pins <br> can be three-stated. |
| PCLK | 221 | 0 | PIXEL CLOCK. Pixel clock output to the SynDAC to latch the pixel <br> data. It is derived from the dot clock of the operating mode. |
| BLANKn | 217 | 0 | BLANK. Active low output signal to RAMDAC to blank the pixel <br> data for the display monitor. |
| DACWRn | 215 | 0 | RAMDAC WRITE. An active low I/O write signal generated for <br> writing external color palette registers. For VL bus configuration, <br> this signal is also used to control data flow from ISA bus to and from <br> the DAC, ROM, and DIP SWITCH. When DACWRn is high, data is <br> output to the ISA bus, when DACRDn is low, data is input from the <br> ISA bus. |
| DACRDn | $2:$ | O | RAMDAC READ. An active low I/O read signal generated for <br> reading external color palette registers. |
| SWSENSE | 15 | I | SWITCH SENSE. An input signal used to auto detect color or <br> monochrome monitors. |

Total: $\mathbf{2 9}$ pins for PCI and ISA buses, and 21 pins for VL bus

### 6.8 Monitor Interface

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| VSYNC | 218 | 0 | VERTICAL SYNC. Vertical synchronization pulse to the display <br> monitor. The polarity of the pulse is determined by bit 7 of the <br> Miscellaneous Output Register (register 3C2). |
| HSYNC | 219 | 0 | HORIZONTAL SYNC. Horizontal synchronization pulse to the <br> display monitor. The polarity of the pulse is determined by bit 6 of <br> the Miscellaneous Output Register (register 3C2). |

Total: 2 pins

### 6.9 Auxiliary Bus Interface

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| ARDn | 49 | 0 | AUXILLARY READ. This pin is decoded from the system address <br> and ORed with the IO read command internally to generate register <br> read for some other device in the graphic subsystem. This pin is <br> valid for PCI \& ISA buses only. |
| AWRn | 50 | 0 | AUXILIARY WRITE. This pin is decoded from the system address <br> and ORed with the I/O write command internally to generate register <br> write for some other device in the graphic subsystem. This pin is <br> valid for PCI \& ISA buses only. |
| BD[7:0] | $51-58$ | I/O | AUXILIARY DATA BUS 7:0. Data bits 7-0 of BIOS high byte <br> data in 16-bit BIOS ISA bus configuration. Data bit 7-0 in 8-bit <br> BIOS ISA or PCI bus configuration. Can also be used for buffering <br> DAC data and dipswitch data or other devices in the subsystem. <br> The OTI-107 routes data from/to the BD bus out to/from SD/AD bus <br> during read/write cycles. The BD bus is available in ISA and PCI <br> bus interfaces only. |
| ARS[3:0] | $59-60,62-63$ | O | AUXILIARY REGISTER SELECT 3:0. These pins are available for <br> PCI bus only. System address bits 3:0 are latched from the PCI bus <br> and sent out for devices in the graphic subsystem. The primary <br> function for these pins is for the color palette, but they can be used <br> for other devices as well. These pins are valid on PCI bus only. |

Total: 14 pins for PCI bus, 10 pins for ISA, and 0 pin for VL bus

### 6.10 $\quad I^{2} C$ Interface

| Pin Name | Pin Number | Type |  | Description |
| :---: | :---: | :---: | :--- | :--- |
| SRCK | 16 | I/O | SERIAL CLOCK. |  |
| SRD | 44 | I/O | SERIAL DATA. |  |

Total: 2 pins. (These pins will not exist when the VMC bus is supported.)

### 6.11 Bt885 Support

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| VDVALID | 46 | 0 | VIDEO DATA VALID. Output used to indicate to the Video DAC <br> that data is valid and ready to be clocked in. |
| MDMXn | 47 | 0 | MEMORY DATA MUX. Active low signal to mux MD[63:32] with <br> MD[31:0] for the Video DAC. This pin exists for the PCI and ISA <br> buses only. For VL bus, CASxn can be inverted to generate <br> MDMXn. |
| RPLINE | 48 | I | REPEAT LINE. Active high signal used to indicate to the OTI-107 <br> to repeat the previous line for video window. This is used for <br> vertical zooming. This pin exists for the PCI and ISA buses only. |

Total: $\mathbf{3}$ pins for PCI and ISA buses, and 1 pin for VL bus.

### 6.12 Display Memory Interface

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :---: |
| MA[7:0] | 170-163 | 0 | MEMORY ADDRESS. Memory address bits 7:0 for all DRAM configurations. |
| RASLn | 161 | 0 | ROW ADDRESS STROBE LOW. Active low output signal used for all DRAM configurations. |
| $\begin{aligned} & \text { RASHn/ } \\ & \text { MA }[9] \end{aligned}$ | 172 | 0 | ROW ADDRESS STROBE HIGH. Active low output signal used in 64 -bit memory bus, 64 Kx 16 and 256 KxXX DRAM configurations. MEMORY ADDRESS 9 . For 512 Kx 8 and 1 Mx 4 DRAMs, this pin is memory address bit 9 , and should be connected to all maps and all banks of DRAMs. |
| CASLR WELn | 162 | 0 | COLUMN ADDRESS STROBE LOW. For $\mathrm{x} 4, \mathrm{x} 8$ and x 16 DRAMs with 1 CASn and 2 WEn, this pin is configured to be CASLn. WRITE ENABLE LOW. For x 16 DRAMs with 2 CASn and 1 WEn, this pin is configured to be WELn. |
| CASHI./ <br> WEH <br> MA [8] | 171 | 0 | COLUMN ADDRESS STROBE HIGH. Used for 64-bit memory bus, 64 Kx 16 DRAM, 1 CASn, 2 WEn only. <br> WRITE ENABLE HIGH. Used for 64 -bit memory bus, 64 Kx 16 DRAM with 2 CASn \& 1 WEn only. <br> MEMORY ADDRESS 8. For $256 \mathrm{KxXX}, 512 \mathrm{Kx} 8$, and 1 M + DRAMs, this pin is memory address bit 8 , and should be cornected to all maps and all banks of DRAMs. |


| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :---: |
| WEAn/ CASAn | 122 | 0 | WRITE ENABLE A. Active low write enable to memory map 0 and 1 in 16 -bit MD configurations ( $4256 \mathrm{Kx} 4,2512 \mathrm{Kx} 8,1256 \mathrm{Kx} 16 \mathrm{w} /$ $1 \mathrm{CASn}, 2 \mathrm{WEn}$ ), write enable for map 0 in 32 -bit MD configuration and 64-bit MD configuration when MA=XXx 000 . COLUMN ADDRESS STROBE A. For $x 16$ DRAMs with 2 CASn, 1 WEn, this pin is CASAn controlling the same maps as WEAn. |
| $\begin{aligned} & \text { WEBn/ } \\ & \text { CASBn } \end{aligned}$ | 131 | 0 | WRITE ENABLE B. Active low write enable pulse to memory map 2 and 3 in 16 -bit MD configurations ( $4256 \mathrm{Kx} 4,2512 \mathrm{Kx} 8$, 1 $256 \mathrm{Kx} 16 \mathrm{w} / 1 \mathrm{CASn}, 2 \mathrm{WEn}$ ), write enable for map 2 in 32 -bit MD configuration and 64 -bit MD configuration when $\mathrm{MA}=\mathrm{XXx} 001$. COLUMN ADDRESS STROBE B. For x 16 DRAMs with 2 CASn, 1 WEn, this pin is CASBn controlling the same maps as WEBn. |
| $\begin{aligned} & \text { WECn/ } \\ & \text { CASCn } \end{aligned}$ | 141 | 0 | WRITE ENABLE C. Active low write enable pulse to memory map 1 in 32 -bit MD configuration and 64 -bit MD configuration when $\mathrm{MA}=\mathrm{XXx} 010$. <br> COLUMN ADDRESS STROBE C. For $x 16$ DRAMs with 2 CASn, 1 WEn, this pin is CASCn controlling the same maps as WECn. |
| $\begin{aligned} & \text { WEDn/ } \\ & \text { CASDn } \end{aligned}$ | 150 | 0 | WRITE ENABLE D. Active low write enable pulse to memory map 3 in 32 -bit MD configuration and 64 -bit MD configuration when $\mathrm{MA}=\mathrm{XXx} 011$. <br> COLUMN ADDRESS STROBE D. For $x 16$ DRAMs with 2 CASn, 1 WEn, this pin is CASDn controlling the same maps as WEDn. |
| $\begin{aligned} & \hline \text { WEEn/ } \\ & \text { CASEn } \end{aligned}$ | 173 | 0 | WRITE ENABLE E. Active low write enable to memory map 0 in 64-bit MD configuration when $\mathrm{MA}=\mathrm{XXx} 100$. <br> COLUMN ADDRESS STROBE E. For 16 DRAMs with 2 CASn, 1 WEn, this pin is CASEn controlling the same maps as WEEn. |
| WEFn/ CASFn | 183 | 0 | WRITE ENABLE F. Active low write enable to memory map 1 in 64-bit MD configuration when $\mathrm{MA}=\mathrm{XXx} 101$. <br> COLUMN ADDRESS STROBE F. For $x 16$ DRAMs with 2 CASn, 1 WEn, this pin is CASFn controlling the same maps as WEFn. |
| $\begin{aligned} & \text { WEGn/ } \\ & \text { CASGn } \end{aligned}$ | 193 | 0 | WRITE ENABLE G. Active low write enable to memory map 2 in 64-bit MD configuration when $\mathrm{MA}=\mathrm{XXx} 110$. <br> COLUMN ADDRESS STROBE G. For x 16 DRAMs with 2 CASn, 1 WEn, this pin is CASGn controlling the same maps as WEGn. |
| $\begin{aligned} & \text { WEHi/ } \\ & \text { CASHn } \end{aligned}$ | 204 | 0 | WRITE ENABLE H. Active low write enable to memory map 3 in 64-bit MD configuration when $\mathrm{MA}=\mathrm{XXx} 111$. <br> COLUMN ADDRESS STROBE H. For x 16 DRAMs with 2 CASn, 1 WEn, this pin is CASHn controlling the same maps as WEHn. Note that this is WEH or CASH as opposed to WE HIGH or CAS HIGH. |


| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :---: |
| MD[63:0] | $\begin{gathered} 213-207,205, \\ 203-200,198-197 \\ 195-194,191-184 \\ 182,180-174, \\ 159-154, \\ 152-151,149-142, \\ 139-132,130-123 \end{gathered}$ | I/O | MEMORY DATA. Memory data bits 63-0. MD[23:0] are also used for the configuration register during hardware reset. MD[7:0] correspond to bits 7:0 of Configuration Register 1, MD[15:8] correspond to bits 7:0 of Configuration Register 2, and MD[23:16] correspond to bits 7:0 of Configuration Register 3. |

## Total: $\mathbf{8 4}$ pins

### 6.13 EEPROM Interface

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| EEPRD | 14 | I | EEPROM READ DATA. Data can be read from the EEPROM <br> through the data read bit in the register 3DF index 18. |
| EEPWD | 13 | 0 | EEPROM WRITE DATA. Data can be written to the EEPFOM <br> through the data bit in the register 3DF index 18. |
| EEPSK | 12 | O | EEPROM SHIFT CLOCK. This clock can be toggled through <br> register 3DF index 18. |
| EEPCS | 11 | O | EEPROM CHIP SELECT. This signal is used to enable the serial <br> EEPROM for read and write operations. |

Total: 0 pins. (pins EEPCS, EEPRD, EEPWD, and EEPSK are muxed with CSEL[3:0])

### 6.14 Multimedia Interface Option 1

| Pin Name | Pin Number | Type | Desc. ption |
| :---: | :---: | :---: | :--- | :--- |
| MMVRSETu | 17 | I | ML: rIMEDIA VERTICAL RESET. Active low input used to <br> indicit the beginning of a new frame. |
| MMHRSETn | 18 | I | MULTIMEDIA HORIZONTAL RESET. Active low input used to <br> indicate the beginning of a new line. |
| MMDVALID | 21 | I | MULTIMEDIA DATA VALID. Active high input used to mdicate <br> that data is ready to be latched in. |
| MMCLK | 23 | I | MU TIMEDIA DATA CLOCK. Input clock used to clock-in <br> MAD[15:0]. |
| MMD[15:0] | $43-42,40-27$ | I | MULTIMEDIA PORT DATA. Multimedia port input data bits <br> $15: 0 . ~ T h i s ~ d a t a ~ i s ~ l a t c h e d ~ i n ~ a t ~ t h e ~ r i s i n g ~ e d g e ~ o f ~ M M C L K . ~$ |
| MMFIELD | 22 | I | MULTIMEDIA FIELD. For odd or even fields. |

Total: 21 pins

### 6.15 VESA ${ }^{\text {TM }}$ MediaChannel-Multimedia Interface Option 2 (future version)

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| SAn | 16 | UO | SERIAL LINE A - Serial I/O line used to link devices together in a <br> chain. It is configured during the device D writing phase, and is <br> used to ensure that each device receives a unique ID. |
| BSn[1:0] | $18-17$ | UO | MEDIA CHANNEL BUS SIZE. These two signals are used to <br> downsize the bus from 32 to 16-bits. |
| SNRDYn | 20 | Ood | SLAVE NOT READY - Active low open drain output used to <br> indicate that the OTI-107 is not ready to receive data. |
| CNTRL | 21 | I | MEDLA CHANNEL CONTROL. Used to indicate that a Control <br> Cycle rather than a Data transfer is taking place on the next transfer. |
| MCRESETn | 22 | I | MEDIA CHANNEL PORT RESET - Active low reset signal <br> generated from the Media Channel Bus. |
| MCCLK | 23 | I | MEDIA CHANNEL CLOCK. Input clock used to clock-in <br> MMD[15:0] |
| MASK[1:0] | $25-24$ | MEDIA CHANNEL MASK BIT 0 - Input used to indicate whether <br> the accompanying pixel should be displayed. This signal is <br> combined with the internal Multimedia Mask Map to form the final <br> mask. This signal is also used with SA \& SB during the <br> configuration process to assign IDs. |  |
| SBn | 44 | I/O | MEDIA CHANNEL PORT DATA. Multimedia port input data bits <br> $15: 0 . ~ T h i s ~ d a t a ~ i s ~ l a t c h e d ~ i n ~ a t ~ t h e ~ r i s i n g ~ e d g e ~ o f ~ M M C L K . ~$ |
| MCD[15:0] | $43-42,40-27$ | SERIAL LINE B - Serial I/O line used to link devices together in a <br> chain. It is configured during the device ID writing phase, and is <br> used to ensure that each device receives a unique ID. |  |

Total: 26 pins

### 6.16 Power and Ground

| Pin Name | Pin Number | Type | Description |
| :---: | :---: | :---: | :--- |
| VSSO0 | 1 | GNDO | EXTERNAL GROUND |
| VSSO1 | 19 | GNDO | EXTERNAL GROUND |
| VSSO2 | 41 | GNDO | EXTERNAL GROUND |
| VSSO3 | 61 | GNDO | EXTERNAL GROUND |
| VSSO4 | 91 | GNDO | EXTERNAL GROUND |
| VSSO5 | 109 | GNDO | EXTERNAL GROUND |
| VSSO6 | 121 | GNDO | EXTERNAL GROUND |
| VSSO7 | 140 | GNDO | EXTERNAL GROUND |
| VSSO8 | 160 | GNDO | EXTERNAL GROUND |
| VSSO9 | 181 | GNDO | EXTERNAL GROUND |
| VSSO10 | 206 | GNDO | EXTERNAL GROUND |
| VSSO11 | 230 | GNDO | EXTERNAL GROUND |
| VSSI0 | 77 | GNDI | INTERNAL GROUND |
| VSSI1 | 192 | GNDI | INTERNAL GROUND |
| VDD0 | 26 | VDDB | EXTERNAL \& INTERNAL POWER |
| VDD1 | 84 | VDDB | EXTERNAL \& INTERNAL POWER |
| VDD2 | 116 | VDDB | EXTERNAL \& INTERNAL POWER |
| VDD3 | 153 | VDDB | EXTERNAL \& INTERNAL POWER |
| VDD4 | 199 | VDDB | EXTERNAL \& INTERNAL POWER |
| VDD5 | 223 | VDDB | EXTERNAL \& INTERNAL POWER |

Total: $\mathbf{2 0}$ pins

## Pin Count for VL Bus:

| System Interface | 76 |
| :--- | :--- |
| Memory Interface | 84 |
| DAC and Monitor | 23 |
| Feature Connector | 3 |
| ROM Interface | 1 |
| EEPROM Interface | 0 |
| Clock Interface | 6 |
| Auxiliary Bus | 0 |
| Multimedia | 27 |
| Power and Ground | 20 |
| Total | $\mathbf{2 4 0}$ |

## Pin Count for PCI Bus:

System Interface 49
Memory Interface ..... 84
DAC and Monitor ..... 31
Feature Connector ..... 3
ROM Interface ..... 1
EEPROM Interface ..... 0
Clock Interface ..... 6
Auxiliary Bus ..... 14
Multimedia ..... 29
Power and Ground ..... 20
Total ..... 237
Pin Count for ISA Bus:

| System Interface | 55 |
| :--- | :--- |
| Menory Interface | 84 |
| DAC and Monitor | 31 |
| Feature Connector | 3 |
| ROM Interface | 1 |
| EEPROM Interface | 0 |
| Clock Interface | 6 |
| Auxiliary Bus | 10 |
| Multimedia | 29 |
| Power and Ground | 20 |
| Total | 239 |

## Pin Type:

| I | Input |
| :--- | :--- |
| $\mathrm{I}_{\mathrm{gu}}$ | Input with internal pull-up |
| O | Output |
| JO | Input/Output |
| $\mathrm{O}_{\mathrm{od}}$ | Open Drain output |
| $\mathrm{O}_{\text {sod }}$ | Simulated open drain output-output should be driven high for one system clock before it is released. |

### 6.17 Pin Cross Reference Table

| Pin Number | Type | Drive <br> (DC) | Pad Name | ISA | PCI | VL | Future Version * (VMC Option) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | GNDO |  | PVOA | VSSOO | VSSO0 | VSSO0 |  |
| 2 | 1 |  | PT5D01 | VCLK | VCLK | VCLK |  |
| 3-10 | NO | 4 mA | PT5B02 | P[23:16] | P[23:16] | SA[31:24] |  |
| 11 | 0 | 2 mA | PT5001 | $\begin{gathered} \text { CSEL[3]/ } \\ \text { EEPCS } \end{gathered}$ | $\begin{aligned} & \text { CSEL[3]/ } \\ & \text { EEPCS } \end{aligned}$ | CSEL[3]/ EEPCS |  |
| 12 | 0 | 2 mA | PT5O01 | $\begin{aligned} & \text { CSEL[2]/ } \\ & \text { EEPSK } \end{aligned}$ | $\operatorname{CSEL}[2] /$ <br> EEPSK | $\begin{aligned} & \text { CSEL[2]/ } \\ & \text { EFPSK } \end{aligned}$ <br> EEPSK |  |
| 13 | 0 | 2 mA | PT5001 | CSEL[1]/ EEPWD | CSEL[1]/ EEPWD | CSEL[1]/ EEPWD |  |
| 14 | I/O | 2 mA | PT5B01 | CSEL[0]/ EEPRD | CSEL[0]/ EEPRD | CSEL[0]/ EEPRD |  |
| 15 | I |  | PT5D01 | SWSENSE | SWSENSE | SWSENSE |  |
| 16 | 1/O | 4 mA | PT5B02 | SRCK | SRCK | SRCK | SAn |
| 17 | I |  | PT5D01 | MMVRSETn | MMVRSETn | MMVRSETn | BSn[0] |
| 18 | I |  | PT5D01 | MMHRSETn | MMHRSETn | MMHRSETn | $\mathrm{BSn}[1]$ |
| 19 | GNDO |  | PV0A | VSSO1 | VSSOI | VSSO1 |  |
| 20 | Ood | 4 mA | PT5T02 | NC | NC | NC | SNRDYn |
| 21 | I |  | PT5D01 | MMDVALID | MMDVALID | MMDVALID | CNTRL |
| 22 | I |  | PT5D01 | MMFIELD | MMFIELD | MMFIELD | IRESETn |
| 23 | I |  | PT5D01 | MMCLK | MMCLK | MMCLK |  |
| 24-25 | I |  | PT5D01 | NC | NC | NC | MASK[0:1] |
| 26 | VDDB |  | PVDF | VDD0 | VDD0 | VDD0 |  |
| 27-40 | I |  | PT5D01 | MMD[0:13] | MMD[0:13] | MMD[0:13] |  |
| 41 | GNDO |  | PV0A | VSSO2 | VSSO2 | VSSO2 |  |
| 42-43 | I |  | PT5D01 | MMD[15:14] | MMD[15:14] | MMD[15:14] |  |
| 44 | I/O | 4 mA | PT5B02 | SRD | SRD | SRD | SBn |
| 45 | 0 | 2 mA | PT5001 | ROMENLn | ROMENLn | DOEn |  |


| Pin Number | Type | Drive <br> (DC) | Pad Name | ISA | PCI | VL | Future Version * (VMC Option) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 46 | O | 2 mA | PT5001 | VDVALID | VDVALID | VDVALID |  |
| 47 | I/O | 2 mA | PT5001 | MDMXn | MDMXn | SA[2] |  |
| 48 | I |  | PT5D01 | RPLINE | RPLINE | SA[3] |  |
| 49 | I/O | 2 mA | PT5B01 | ARDn | ARDn | SA[4] |  |
| 50 | I/O | 2 mA | PT5B01 | AWRn | AWRn | SA[5] |  |
| 51-58 | I/O | 2 mA | PT5B01 | BD[7:0] | BD[7:0] | SA[6:13] |  |
| 59 | I/O | 2 mA | PT5B01 | NC | ARS[3] | SA[14] | AALH |
| 60 | VO | 2 mA | PT5B01 | MASTERn | ARS[2] | SA[15] | AALL |
| 61 | GNDO |  | PV0A | VSSO3 | VSSO3 | VSSO3 |  |
| 62 | JO | 2 mA | PT5B01 | MWRn | ARS[1] | SA[16] | NC |
| 63 | I/O | 2 mA | PT5B01 | MRDn | ARS[0] | SA[17] | NC |
| 64 | I |  | PT5D01 | LA[17] | NC | SA[18] |  |
| 65 | I |  | PT5D01 | LA[18] | NC | SA[19] |  |
| 66 | 0 | 24 mA | PT5T04 | CINTn | CINTn | CINTn |  |
| 67 | I |  | PT5D01 | RESETn | RESETn | RESETn |  |
| 68 | I/O | 24 mA | PT5B04 | M16n | CLK | PROCLK |  |
| 69 | I/O | 24 mA | PT5B04 | ZEROWSn | NC | SA[20] |  |
| 70 | I/O | 8 mA | PT5B03 | LA[19] | PAR | SA[21] |  |
| 71 | VO | 24 mA | PT5B04 | IO16n | GNTn | SA[22] |  |
| 72 | VO | 8 mA | PT5B03 | LA[20] | REQn | SA[23] |  |
| 73 | VO | 8 mA | PT5B03 | LA[21] | AD[31] | SD[31] |  |
| 74 | I/O | 8 mA | PT5B03 | LA[22] | AD[30] | SD[30] |  |
| 75 | I/O | 8 mA | PT5B03 | LA[23] | $\mathrm{AD}[29]$ | SD[29] |  |
| 76 | I/O | 8 mA | PT5B03 | BHEn | AD[28] | SD[28] |  |
| 77 | GNDI |  | PV0B | VSSIO | VSSI0 | VSSI0 |  |
| 78 | I/O | 8 mA | PT5B03 | ALE | AD [27] | SD[27] |  |
| 79 | I/O | 8 mA | PT5B03 | RFSHn | AD[26] | SD[26] |  |

Chapter 6

| Pin Number | Type | Drive (DC) | Pad Name | ISA | PCI | VL | Future Version * (VMC Option) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 80 | IO | 8 mA | PT5B03 | IORn | AD[25] | SD[25] |  |
| 81 | I/O | 8 mA | PT5B03 | IOWn | AD[24] | SD[24] |  |
| 82 | I/O | 24 mA | PT5B04 | IOCHRDY | C/BEn[3] | BEn[3] |  |
| 83 | I/O | 8 mA | PT5B03 | SA[0] | IDSELn | LBSELn |  |
| 84 | vDDB |  | PVDF | VDD1 | VDD1 | VDD1 |  |
| 85 | I/O | 8 mA | PT5B03 | SA[1] | AD[23] | SD[23] |  |
| 86 | I/O | 8 mA | PT5B03 | SA[2] | $\mathrm{AD}[22]$ | SD[22] |  |
| 87 | I/O | 8 mA | PT5B03 | SA[3] | AD[21] | SD[21] |  |
| 88 | IO | 8 mA | PT5B03 | SA[4] | AD[20] | SD[20] |  |
| 89 | I/O | 8 mA | PT5B03 | SA[5] | AD[19] | SD[19] |  |
| 90 | I/O | 8 mA | PT5B03 | SA[6] | AD[18] | SD[18] |  |
| 91 | GNDO |  | PV0A | VSSO4 | VSSO4 | VSSO4 |  |
| 92 | I/O | 8 mA | PT5B03 | SA[7] | AD[17] | SD[17] |  |
| 93 | I/O | 8 mA | PT5B03 | SA[8] | $\mathrm{AD}[16]$ | SD[16] |  |
| 94 | I/O | 8 mA | PT5B03 | SA[9] | C/BEn[2] | BEn[2] |  |
| 95 | עO | 8 mA | PT5B03 | SA[10] | FRAMEn | ADSn |  |
| 96 | I/O | 8 mA | PT5B03 | SA[11] | IRDYn | SRDYIn |  |
| 97 | I/O | 8 mA | PT5B03 | SA[12] | TRDYn | SRDYn |  |
| 98 | //O | 8 mA | PT5B03 | SA[13] | DEVSELn | ISACMD |  |
| 99 | VO | 8 mA | PT5B03 | SA[14] | STOPn | WRn |  |
| 100 | vo | 8 mA | PT5B03 | SA[15] | LOCKn | MIOn |  |
| 101 | I/O | 8 mA | PT5B03 | SA[16] | C/BEn[1] | BEn[1] |  |
| 102-108 | I/O | 24 mA | PT5B04 | SD[15:9] | AD[15:9] | SD[15:9] |  |
| 109 | GNDO |  | PV0A | VSSO5 | VSSO5 | VSSO5 |  |
| 110 | I/O | 24 mA | PT5B04 | SD[8] | SD[8] | SD[8] |  |
| 111 | I/O | 8 mA | PT5B03 | AEN | C/BEn[0] | BEn[0] |  |
| 112-115 | I/O | 24 mA | PT5B04 | SD[7:4] | AD[7:4] | SD[7:4] |  |
| 116 | VDDB |  | PVDF | VDD2 | VDD2 | VDD2 |  |
| 117-120 | I/O | 24 mA | PT5B04 | SD[3:0] | $\mathrm{AD}[3: 0]$ | SD[3:0] |  |


| Pin <br> Number | Type | Drive <br> (DC) | Pad Name | ISA | PCI | VL | Future Version * (VMC Option) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 121 | GNDO |  | PV0A | VSSO6 | VSSO6 | VSSO6 |  |
| 122 | O | 4 mA | PT5002 | WEAn/CASAn | WEAn/CASAn | WEAn/CASAn |  |
| 123-130 | I/O | 2 mA | PT5B01 | MD[0:7] | MD[0:7] | MD[0:7] |  |
| 131 | 0 | 4 mA | PT5002 | WEBn/CASBn | WEBn/CASBn | WEBn/CASBn |  |
| 132-139 | VO | 2 mA | PT5B01 | MD[8:15] | MD[8:15] | MD[8:15] |  |
| 140 | GNDO |  | PV0A | VSSO7 | VSSO7 | VSSO7 |  |
| 141 | 0 | 4 mA | PT5002 | WECn/CASCn | WECn/CASCn | WECn/CASCn |  |
| 142-149 | I/O | 2 mA | PT5B01 | MD[16:23] | MD [16:23] | MD[16:23] |  |
| 150 | 0 | 4 mA | PT5002 | WEDn/CASDn | WEDn/CASDn | WEDn/CASDn |  |
| 151-152 | I/O | 2 mA | PT5B01 | MD[24:25] | MD[24:25] | MD[24:25] |  |
| 153 | VDDB |  | PVDF | VDD3 | VDD3 | VDD3 |  |
| 154-159 | I/O | 2 mA | PT5B01 | MD[26:31] | MD[26:31] | MD[26:31] |  |
| 160 | GNDO |  | PV0A | VSSO8 | VSSO8 | VSSO8 |  |
| 161 | O | 8 mA | PT5003 | RASLn | RASLn | RASLn |  |
| 162 | 0 | 8 mA | PT5003 | CASLn/WELn | CASLn/WELn | CASLn/WELn |  |
| 163-170 | 0 | 8 mA | PT5003 | MA[0:7] | MA[0:7] | MA[0:7] |  |
| 171 | 0 | 8 mA | PT5003 | CASHIn/ WEHIn/MA[8] | CASHIn/ WEHIn/MA[8] | CASHIn/ WEHIn/MA[8] |  |
| 172 | 0 | 8 mA | PT5003 | RASHn/MA[9] | RASHn/MA[9] | RASHn/MA[9] |  |
| 173 | 0 | 4 mA | PT5002 | WEEn/CASEn | WEEn/CASEn | WEEn/CASEn |  |
| 174-180 | I/O | 2 mA | PT5001 | MD[32:38] | MD[32:38] | MD[32:38] |  |
| 181 | GNDO |  | PV0A | VSSO9 | VSSO9 | VSSO9 |  |
| 182 | I/O | 2 mA | PT5B01 | MD[39] | MD[39] | MD[39] |  |
| 183 | 0 | 4 mA | PT5002 | WEFn/CASFn | WEFn/CASFn | WEFn/CASFn |  |
| 184-191 | I/O | 2 mA | PT5B01 | MD[40:47] | MD[40:47] | MD[40:47] |  |
| 192 | GNDI |  | PV0B | VSSII | VSSII | VSSII |  |
| 193 | 0 | 4 mA | PT5002 | WEGn/CASGn | WEGn/CASGn | WEGn/CASGn |  |
| 194-195 | I/O | 2 mA | PT5B01 | MD[48:49] | MD[48:49] | MD[48:49] |  |


| Pin Number | Type | Drive <br> (DC) | Pad Name | ISA | PCI | VL | Future Version * (VMC Option) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 196 | I |  | $\begin{gathered} \text { PT5D01 } \\ +\quad \\ \text { PC5C01 } \end{gathered}$ | MCLK | MCLK | MCLK |  |
| 197-198 | I/O | 2 mA | PT5B01 | MD[50:51] | MD[50:51] | MD[50:51] |  |
| 199 | VDDB |  | PVDF | VDD4 | VDD4 | VDD4 |  |
| 200-203 | I/O | 2 mA | PT5B01 | MD[52:55] | MD[52:55] | MD[52:55] |  |
| 204 | 0 | 4 mA | PT5002 | WEHn/CASH | WEHn/CASH | WEHn/CASHn |  |
| 20. | I/O | 2 mA | PT5B01 | MD[56] | MD[56] | MD[56] |  |
| 206 | GNDO |  | PV0A | VSSO10 | VSSO10 | VSSO10 |  |
| 207-213 | I/O | 2 mA | PT5B01 | MD[57:63] | MD[57:63] | MD[57:63] |  |
| 214 | 0 | 2 mA | PT5001 | DACRDn | DACRDn | DACRDn |  |
| 215 | 0 | 2 mA | PT5001 | DACWRn | DACWRn | DACWRn |  |
| 216 | I |  | PT5D01U | ESYNC | ESYNC | ESYNC |  |
| 21. | 0 | 4 mA | PT5T02 | BLANKn | BLANKn | BLANKn |  |
| 218 | 0 | 8 mA | PT5T03 | VSYNC | VSYNC | VSYNC |  |
| 219 | 0 | 8 mA | PT5T03 | HSYNC | HSYNC | HSYNC |  |
| 220 | I |  | PT5D01U | EPCLK | EPCLK | EPCLK |  |
| 221 | O | 8 mA | PT5T03 | PCLK | PCLK | PCLK |  |
| 22 | I |  | PTSD01U | EPDATA | EPDATA | EPDATA |  |
| 223 | VDDB |  | PVDF | VDD5 | VDD5 | VDD5 |  |
| 224-229 | 0 | 8 mA | [5T03 | P[15:10] | P[15:10] | P[15:10] |  |
| 23. | GNDO |  | PV0A | VSSO11 | VSSO11 | VSSO11 |  |
| 231-240 | 0 | 8 mA | PT5T03 | P[9:0] | $\mathrm{P}[9: 0]$ | P[9:0] |  |

### 6.18 ISABus Pin Diagram - 240 pins



### 6.19 PCI bus Pin Diagram - 240 pins



### 6.20 VLBus Pin Diagram - 240 pins



### 6.21 Multimedia Connector

There are two versions of the multimedia port: 1) Multimedia Port point-to-point input only and 2) VMC connector which will be supported for future versions of the Spitfire OTI-64107 family of parts. The connector is a 68 -pin high density type, utilizing 0.050 " pin spacing. The part number for AMP is 5-175473-8 or equivalent.

| Multimedia Port | Pin Number | VMC Connector/OTI-64107 Pins |
| :---: | :---: | :---: |
| SRCK | 1 | SAn/SAn |
| NC | 2 | NC |
| NC | 3 | NC |
| GND | 4 | GND |
| MMVRSETn | 5 | $\mathrm{BSn}[0] / \mathrm{BSn}[0]$ |
| MMHRSETn | 6 | $\mathrm{BSn}[1] / \mathrm{BSn}[1]$ |
| GND | 7 | GND |
| NC | 8 | SNRD: 'SNRDYn |
| MMDVALID | 9 | CONTROL/CNTRL |
| GND | 10 | GND |
| NC | 11 | RESETn/IRESETn |
| GND | 12 | GND |
| MMCLK | 13 | DCLK/IMCLK |
| GND | 14 | GND |
| NC | 15 | NC |
| GND | 16 | GND |
| NC | 17 | M0/MASK[0] |
| NC | 18 | M1/MASK[1] |
| GND | 19 | GND |
| MMD[0] | 20 | $\mathrm{P} 0 / \mathrm{MMD}[0]$ |
| MMD[1] | 21 | P1/MMD[1] |
| GND | 22 | GND |
| MMD[2] | 23 | P2/MMD[2] |
| MMD[3] | 24 | P3/MMD[3] |


| Multimedia Port | Pin Number | VMC Connector/OTI-64107 Pins |
| :---: | :---: | :---: |
| GND | 25 | GND |
| MMD[4] | 26 | P4/MMD[4] |
| MMD[5] | 27 | P5/MMD[5] |
| GND | 28 | GND |
| MMD[6] | 29 | P6/MMD[6] |
| MMD[7] | 30 | P7/MMD[7] |
| GND | 31 | GND |
| NC | 32 | P8 |
| NC | 33 | P9 |
| GND | 34 | GND |
| NC | 35 | P10 |
| NC | 36 | P11 |
| GND | 37 | GND |
| NC | 38 | P12 |
| NC | 39 | P13 |
| GND | 40 | GND |
| NC | 41 | P14 |
| NC | 42 | P15 |
| GND | 43 | GND |
| MMD[8] | 44 | P16/MMD[8] |
| MMD[9] | 45 | P17/MMD[9] |
| GND | 46 | GND |
| MMD[10] | 47 | P18/MMD[10] |
| MMD[11] | 48 | P19/MMD[11] |
| GND | 49 | GND |


| Multimedia Port | Pin Number | VMC Connector/OTI-64107 Pins |
| :---: | :---: | :---: |
| MMD[12] | 50 | P20/MMD[12] |
| MMD[13] | 51 | P21/MMD[13] |
| GND | 52 | GND |
| MMD[14] | 53 | P22/MMD[14] |
| MMD[15] | 54 | P23/MMD[15] |
| GND | 55 | GND |
| NC | 56 | P24 |
| NC | 57 | P25 |
| GND | 58 | P26 |
| NC | 59 | GND |
| NC | 60 | P28 |
| GND | 61 | P29 |
| NC | 62 | GND |
| NC | 63 | P30 |
| GND | 64 | P31 |
| NC | 66 | GND |
| NC | 67 | SBn |
| GND |  |  |
| SRD | 68 |  |

## SPITFIRE OTI-OTI-64107/64105

## CHAPTER 7: OTI-64107 REGISTER DEFINITION

### 7.1 Conventions

The naming convention for the registers is as follows:

```
readport/writeport register name index read/write
```

Default - some registers or register bits should be reset or preset to the default value at boot-up time. Hardware reset (comes from the reset pin, as opposed to software reset which is generated from the Sequencer Reset register) should be used to set or preset these registers. Registers with no default values are not initialized during reset, and should be initialized by software before reading their contents.

Reserved - reserved bits should be implemented with tristate buffers only to save gates, and should always return 0 when read.

AR - Attribute Controller registers: 3C0, 3Cl
CR - CRT Controller registers: 3B4, 3B5, 3D4, 3D5
CFR - Configuration registers for PCI bus: 0-3C
ER - Extended registers: 3DE, 3DF
GR - Graphics Controller registers: 3CE, 3CF
HR - Hardware Cursor registers: memory mapped
PR - Co-Processor registers: memory mapped
SR - Sequencer registers: 3C4, 3C5
$\mathbf{R} / W$ - register is readable and writeable
$\mathbf{R O}$ - register is read only
WO - register is write only
$\mathbf{x R i i}[\mathrm{xx}]-\mathrm{xR}$ stands for register name, ii stands for index, [ xx$]$ represents bit number. For example, SR1[2:5,7] stands for Sequencer register index 1 Bits 2 through 5 and Bit 7.

3?X - the "?" here stands for " $B$ " if in monochrome emulation modes, and " $D$ " if in color emulation modes as determined by Bit 0 of Miscellaneous Output Register.

## Register Order:



Example: Pixel Map n Base Address Register

| 14 | 15 | 16 | 17 |
| :--- | :--- | :--- | :--- |
| Least significant byte |  |  | Most significant byte |

## Chapter 7

### 7.2 Enable Registers

There are two registers that control the enable/disable mechanism of the OTI- 64107 product on ISA and VL bus. One register controls access to the on-board video subsystem and the other register controls access to the add-on video subsystem. The OTI-64107 chip contains both add-on and on-board registers. The register that controls on-board operation may also reside in the system chipset or on the motherboard. The addresses for both register sets are:

Add-on configuration: 46E8 enable/disable (in OTL-64107)
On-board configuration: 3C3 enable/disable (in OTI-64107 and in some system chipsets)
The setup/enable register sets $\sim .8 / 102$ and $94 / 102$ will not be implemented in this chip because of potential I/O conflicts with some system chipsets. Only enable registers 46E8 and 3C3 are implemented.


For the PCI bus, enable/disable is done through the Configuration Register 4 bits $1: 0$ for both add-on boards and on the mother board. Therefore, 46E8[3] and 3C3[0] have no effect when the chip is configured to be or e PCI bus.

### 7.3 Extended Register Summary

The OTI-64107 extended registers are NOT downward compatible with any of the previous chips from OAK. New registers are defined in the OTI-64107 to support enhanced functions and features which provide flexibility for different VGA configurations. A summary of these extended registers is given below.

### 7.3.1 Extended General Registers

| Register Port | R/W | Port | Index | Bits | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Extension Address Register |  |  | - | 8 |  |
| Backward Compatible ID Register | RO | 3DF | 0 | 8 | BI |
| Backward Compatible Chip Version Register | RO | 3DF | 1 | 8 | BI |
| Status Register | R/W | 3DF | 2 | 3 | BI |
| OTI Test Register 1 | R/W | 3DF | 3 | 8 | BI |
| OTI Test Register 2 | R/W | 3DF | 4 | 0 | BI |
| Clock Select Register/Scratch | R/W | 3DF | 6 | 8 | BI |
| Configuration Register 1 | RO |  | 7 | 8 |  |
| Configuration Register 2 | RO | 3DF | 8 | 8 | BI |
| Configuration Register 3 | RO | 3DF | 9 | 0 | BI |
| Interrupt Control Register | R/W | 3DF | B | 8 | BI |
| 12C Control Register | R/W | 3DF | C | 4 | BI |
| Dip Switch Read | RO | 3DF | D | 8 | BI |
| EEPROM Control Register | R/W | 3DF | E | 4 | BI |
| Power Saving Register Scratch Register 0 | $\begin{aligned} & \mathrm{R} / \mathrm{W} \\ & \mathrm{R} / \mathrm{W} \end{aligned}$ | $\begin{aligned} & 3 D F \\ & 3 D F \end{aligned}$ | $\begin{gathered} F \\ \mathrm{~F} 0 \end{gathered}$ | 3 8 | $\begin{gathered} \mathrm{CRT} \\ \mathrm{BI} \end{gathered}$ |
| Scratch Register 1 | R/W | 3DF | F1 | 8 | BI |
| Scratch Register 2 | R/W | 3DF | F2 | 8 | BI |
| Scratch Register 3 | R/W | 3DF | F3 | 8 | BI |
| Scratch Register 4 | R/W | 3DF | F4 | 8 | BI |
| Scratch Register 5 | R/W | 3DF | F5 | 8 | BI |
| Scratch Register 6 | R/W | 3DF | F6 | 8 | BI |
| Scratch Register 7 | R/W | 3DF | F7 | 8 | BI |

### 7.3.2 Extended System Interface Registers

There are two groups of Extended System Interface registers:
PCI compatible registers that locate at Configuration Register (CFR) space when on PCI bus, and at $2 \times 00-2 \times 3 \mathrm{C}$ when on ISA or VL bus. Some of the bits in these registers are good for all buses, and some are for PCI only. The " x " in the register address is reconfigurable through ER1967:4 during hardware reset.

OTI registers reside at 3DF index 10-1F for all bus configurations. (N/A stands for not applicable for that bus configuration.)

| Register Port | R/W | Port/Index (ISA,VL) | $\begin{gathered} \text { CFR } \\ \text { (PCI) } \end{gathered}$ | Bits | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vendor ID Register | RO | 2x00 | 0 | 16 | BI |
| Device ID Register | RO | 2x02 | 2 | 16 | BI |
| System Bus Command Register | R/W | 2x04 | 4 | 6 | BI |
| System Bus Status Register | R/W | N/A | 6 | 6 | BI |
| Revision ID Register | RO | 2x08 | 8 | 8 | BI |
| Programming Interface Register | RO | N/A | B-9 | 24 | BI |
| Cache Line Size Register | RO | N/A | C | 0 | BI |
| Latency Timer Register | R/W | N/A | D | 0 | BI |
| Header Type Register | RO | N/A | E | 8 | BI |
| Built-In Self Test Register | R/W | N/A | F | 0 | BI |
| Memory Mapped I/O Base Address Register | R/W | 2x10 | 10 | 32 | BI |
| Memory Base Address Register | R/W | 2x14 | 14 | 32 | BI |
| Auxiliary \& DAC I/O Base Address Register | R/W | N/A | 18 | 32 | BI |
| Base Address Registers 5-3 | R/W | N/A | 27-1C | 0 | BI |
| Reserved Registers | RO | N/A | 2F-28 | 0 | BI |
| BIOS ROM Base Address Register | R/W | 2x30 | 30 | 32 | BI |
| Reserved Registers | RO | N/A | 3B-34 | 0 | BI |
| Interrupt Line Register | R/W | 2x3C | 3 C | 8 | BI |
| Interrupt Pin Register | RO | N/A | 3D | 8 | BI |
| Min_Gnt Register | RO | N/A | 3E | 8 | BI |
| Max_Lat Register | RO | N/A | 3F | 8 | BI |
| Local Bus Control 1 | R/W | 3DF/10 | N/A | 7 | BI |


| Register Port | R/W | Port/Index <br> (ISA,VL) | CFR <br> (PCI) | Bits | Block |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| ISA Bus Control | $\mathrm{R} / \mathrm{W}$ | $3 \mathrm{DF} / 13$ | $\mathrm{~N} / \mathrm{A}$ | 3 | BI |
| Memory Mapping Register | $\mathrm{R} / \mathrm{W}$ | $3 \mathrm{DF} / 14$ | $\mathrm{~N} / \mathrm{A}$ | 7 | BI |
| Memory \& Memory Mapped I/O Enable <br> DAC \& Auxiliary Command Control <br> Register | $\mathrm{R} / \mathrm{W}$ | $3 \mathrm{DF} / 15$ | $\mathrm{~N} / \mathrm{A}$ | 2 | BI |
| Configuration/Auxiliary/DAC Address Range | $\mathrm{R} / \mathrm{W}$ | $3 \mathrm{DF} / 19$ | $\mathrm{~N} / \mathrm{A}$ | 6 | BI |

### 7.3.3 Extended Sequencer Registers

| Register Port | R/W | Port | Index | Bits | Block |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Compatible Segment Register | R/W | 3 DF | 11 | 8 | SEQ |
| FIFO Depth Register | R/W | 3 DF | 20 | 6 | SEQ |
| Mode Select Register | R/W | 3 DF | 21 | 7 | SEQ |
| Feature Select Register | R/W | 3 DF | 22 | 3 | SEQ |
| Extended Read Segment Register | R/W | 3 DF | 23 | 7 | SEQ |
| Extended Write Segment Register | R/W | 3 DF | 24 | 7 | SEQ |
| Extended Common Read Write Register | R/W | 3 DF | 25 | 7 | SEQ |
| RASn Control Register | R/W | 3 DF | 26 | 3 | SEQ |
| CASn Control Register | R/W | 3 DF | 27 | 5 | SEQ |
| Refresh Control Register | R/W | 3 DF | 28 | 3 | SEQ |
| Hardware Window Arbitration Register | R/W | 3 DF | 29 | 2 | SEQ |

### 7.3.4 Extended CRT Controller Registers

| Register Port | R/W | Port | Index | Bits | Block |
| :--- | :---: | :---: | :---: | :---: | :---: |
| OTI CRT Overflow Register | R/W | $3 D F$ | 30 | 4 | CRTC |
| CRT Start Address Hi Register | R/W | $3 D F$ | 31 | 7 | CRTC |
| HSYNC/2 Start Register | R/W | $3 D F$ | 32 | 8 | CRTC |
| CRT Address Compatibility Register | R/W | $3 D F$ | 33 | 1 | CRTC |

### 7.3.5 Extended Attribute Controller Registers

| Register Port | R/W | Port | Index | Bits | Block |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Pixel Interface Register | R/W | $3 D F$ | 38 | 6 | ATR |
| Extended Overscan Color Register 1 | R/W | $3 D F$ | 39 | 8 | ATR |
| Extended Overscan Color Register 2 | R/W | 3DF | $3 A$ | 8 | ATR |

### 7.3.6 Hardware Cursor/Hardware Window Registers

| Register Description | R/W | Offset | Bits | Block |
| :--- | :---: | :---: | :---: | :---: |
| Fr/HW Horizontal Position Start | R/W | 81,80 | 11 | HC |
| HC/HW Vertical Position Start | R/W | 83,82 | 11 | HC |
| HC Horizontal Preset/HW Width Low | R/W | 84 | 8 | HC |
| HW Width High | R/W | 85 | 3 | HC |
| HC Vertical Preset /HW Height Low | R/W | 86 | 8 | HC |
| HW Height High | R/W | 87 | 3 | HC |
| HC Start Address | R/W | 8 A-88 | 24 | SEQ |
| HC Color 0 | R/W | 8 F-8C | 32 | ATR |
| HC Color 1 | R/W | $93-90$ | 32 | ATR |
| HC Control | R/W | 94 | 6 | HC |
| IP/HW Status | RO | 95 | 2 | HC |
| IP/HW Control 1 | R/W | 96 | 8 | HC |
| IP/HW Control 2 | R/W | 97 | 8 | HC |
| HW Control | R/W | 96 | 8 | HC |
| HW Imaging Mask Map Start Address | R/W | $9 A-98$ | 24 | SEQ |
| HW Start Address | R/W | $9 C-9 E$ | 24 | $4 E Q ~$ |
| HW Address Otiset | R/W | $9 F$ | 8 | SEQ |

Note: All Hardware Cursor/Hardware Window and Co-Processor registers are memory mapped only - the Memory Mapped I/O Base Address register is located at $2 \times 10$.

### 7.3.7 Co-Processor Registers

| Register Description | R/W | Offset | Bits | Block |
| :---: | :---: | :---: | :---: | :---: |
| Co-Processor Status | RO | 10 | 7 | CP |
| Co-Processor Control | R/W | 11 | 5 | CP |
| Pixel Map Select | R/W | 12 | 2 | CP |
| Pixel Map n Base Pointer | R/W | 17-14 | 32 | CP |
| Pixel Map $n$ Width | R/W | 19, 18 | 16 | CP |
| Pixel Map n Height | R/W | 1B, 1A | 16 | CP |
| Pixel Map n Format | R/W | 1C | 8 | CP |
| Bresenham Error Term | R/W | 21, 20 | 16 | CP |
| Bresenham K1 | R/W | 25, 24 | 16 | CP |
| Bresenham K2 | R/W | 29, 28 | 16 | CP |
| Direction Steps | R/W | $2 \mathrm{~F}-2 \mathrm{C}$ | 32 | CP |
| ROP | R/W | 48 | 8 | CP |
| Destination Color Compare Condition | R/W | 4A | 3 | CP |
| Destination Color Compare Value | R/W | 4F-4C | 32 | CP |
| Pixel Bit Mask | R/W | 53-50 | 32 | CP |
| Foreground Color | R/W | 5B-58 | 32 | CP |
| Background Color | R/W | 5F-5C | 32 | CP |
| Operation Dimension 1 | R/W | 61,60 | 16 | CP |
| Operation Dimension 2 | R/W | 63, 62 | 16 | CP |
| Mask Map Origin X Offset | R/W | 6D, 6C | 16 | CP |
| Mask Map Origin Y Offset | R/W | 6F, 6E | 16 | CP |
| Source X Pointer | R/W | 71,70 | 16 | CP |
| Source Y Pointer | R/W | 73, 72 | 16 | CP |
| Pattern X Pointer | R/W | 75,74 | 16 | CP |
| Pattern Y Pointer | R/W | 77,76 | 16 | CP |
| Destination X Pointer | R/W | 79,78 | 16 | CP |
| Destination Y Pointer | R/W | 7B, 7A | 16 | CP |
| Pixel Operations | R/W | 7F-7C | 32 | CP |

### 7.4 Extended Register Description

### 7.4.1 Extended General Registers



R/W
Bit Description
2-0 Test mode - These bits define the test modes of the controller. Test mode is turned on by Bit 7. Bits 2-0 Test mode
$0 \quad$ CRT Counter testing. When in this mode, CRT counters are muxed out to pins SD[15:0]. An internal 3-bit counter is used to mux out the CRT counters content. Internal Count Tested Counter
$000 \quad$ Vertical Counter
$001 \quad$ Upper three bits of Vertical counter and Row Scan Counter[4:0]
$010 \quad$ Vertical Counter
$011 \quad$ CRT address counter bits [7:0]
$100 \quad$ CRT address counter bits [1: 3]
101 CRT address counter bits [22:16]
$110 \quad$ Horizontal Counter [7:0]
$111 \quad$ Horizontal Counter [15:8]
1 Reserved
2 Reserved
3 Reserved
$4 \quad$ Scan Test for Bypass mode
5 Scan Test Attribute Controller. This bit forces the font data and attribute data to be replaced by the system data bus [15:8] and [7:0] respectively in text mode. In graphics mode, this bit replaces the APA data with system data bus $15: 8$, to the inputs of the shifters in the Attributes Controller.

| 6 | Reserved |
| :--- | :--- |
| 7 | Reserved |

3 Reserved
4 Flush write cache. This bit is used for chip testing.
0 : Normal cache operation
1: Flush write cache immediately after each memory write cycle
5 VSync Test. This bit will cause the VSync to toggle when it is changed from 1 to 0 or from 0 tol

6 Enable Debug mode. When Debug mode is enabled, internal signals would be routed out to pins $\mathrm{P}[23: 16]$. The muxing selection of internal signals are defined by Bits $2: 0$ of this register.
0 : Normal operation
1: Enable Debug mode
Bits 2-0 Test mode
$000 \quad$ CRT address for text mode (Font)
$001 \quad$ CRT address for graphics mode
$010 \quad$ CPU interface to Sequencer
011 Co-processor interface to Sequencer
100 Hardware Window/Cursor interface to Sequencer
101 Refresh address
110 Multimedia interface to Sequencer
111 Reserved
The pin muxing is as follows:
$\begin{array}{llll}\mathrm{P}[23: 21] & \mathrm{P}[20: 18] & \mathrm{P}[17] & \mathrm{P}[16]\end{array}$
Address source Internal states Frame signal Command to Sequencer
7 Enable test mode. Test mode is used for chip testing only.
0 : Normal operation
1: Enable global test modes. This bit must be 0 during normal operation.
Default: 00h
OTI Test Register 2
Index $=4$
R/W
Bit Description
$0 \quad$ Enable software speed test mode
0 : Normal operation
1: Co-processor will skip all functions and always stay ready
7-0 Reserved for co-processor testing
3DF Video Clock Select Register $\quad$ Index $=6 \quad$ R/W
Bit Description
3-0 Video Clock Select. The state of these four bits are reflected in the pins CSEL[3:0]. Bits 1-0 of this register are the images of Bits 3-2 of register 3C2, Bit 2 of this register is the image of Bit 5 of extended register D. See frequency tables for the OTI-088.
7-4 Scratch bits for BIOS used.

## Frequency Table for OTI-088:

The OTI-088 is a SynDAC, with programmable frequencies for the dual clock synthesizers. The CSEL3 and CSEL2 input pins of the OTI-088 are don't cares. Under the column CLOCK in the OTI-088 frequency table, the frequency shown after Programmable/ is the default frequency at power-on. After power-on, the frequencies should be programmed as shown (in the column called "Program To") in the table below. Refer to the OTI-088 datasheet for video and memory clock programming details. The OTI-088 power-on default memory clock frequency is 40 MHz .

| CSEL3 | CSEL2 | CSEL1 | CSEL0 | CLOCK (MHz) | Program to (MHz) |
| :---: | :---: | :---: | :---: | :--- | :--- |
| X | X | 0 | 0 | Programmable/25.2 | Default (25.175) |
| X | X | 0 | 1 | Programmable/25.2 | 28.332 |
| X | X | 1 | 0 | Programmable/25.2 | Video Clock Reg 2 |
| X | X | 1 | 1 | Programmable/25.2 | Video Clock Reg 3 |

## Frequency Table for ATT20C409 and ATT20C499:

The ATT20C409 and ATT20C499 are 16-bit and 24-bit PrecisionDACs respectively, with programmable frequencies for the dual clock synthesizers. The CSEL3 and CSEL2 of the ATT20C409/ATT20C499 are don't cares. Under the "CLOCK" column in the ATT20C409 and ATT20C499 frequency tables shown below, the frequency is the default frequency on Power-on. Refer to the ATT20C409 and ATT20C499 specifications for details on programming the the memory clock frequencies.

> Video Clock $(\mathrm{VClk})=$ ATT20C409/ATT20C499 ClockA $($ OTClkA $)$
> Memory Clock $(\mathrm{MClk})=$ ATT20C409/ATT20C499 ClockB $($ OTClkB $)$

Frequency Table for ATT20C409:

| CSEL3 | CSEL2 | CSEL1 | CSEL0 | CLOCK (MHz) | Access | Program to (MHz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 0 | 0 | 25.235 | - | Default (25.175) |
| X | X | 0 | 1 | 28.338 | - | Default (28.322) |
| X | X | 1 | 0 | 50.114 | R/W | ClockA Set C Regs |
| X | X | 1 | 1 | 75.170 | R/W | ClockA Set D Regs |

Frequency Table for ATT20C499:

| CSEL3 | CSEL2 | CSEL1 | CSEL0 | CLOCK (MHz) | Access | Program to (MHz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | 0 | 0 | 25.235 | R | Default (25.175) |
| X | X | 0 | 1 | 28.338 | R | Default (28.322) |
| X | X | 1 | 0 | 50.114 | $\mathrm{R} / \mathrm{W}$ | ClockA Set C Regs |
| X | X | 1 | 1 | 75.17 | $\mathrm{R} / \mathrm{W}$ | ClockA Set D Regs |

Software reset must be executed each time this register is updated, whenever a mode change requires a new pixel (or video) clock frequency.
Default: x0h

3DF

## Hardware Configuration Register 1

$$
\text { Index }=7
$$

RO

## Bit Description

0 This bit is used by the hardware to determine the ROM data width on the board and route the data out to the system bus appropriately. This bit is used with ISA and PCI buses only. See ROM BIOS Interface for detailed descriptions.
0 : 8-bit BIOS (1 ROM)
1: 16-bit BIOS (2 ROMs)
1 On-board/add-on configuration
0 : on-board configuration. Enable chip through 3C3.
1: add-on configuration. Enable chip through 46E8.
4-2 Bus Types. These bits define the system bus configuration of the controller. Bits $3 \& 2$ should be derived from VL bus ID pins $1 \& 0$, respectively.
Bits 4:2 Bus Type
$000 \quad$ Reserved for VL bus
001386 VL bus
$010 \quad 486 \mathrm{VL}$ bus
$011 \quad 486$ VL bus
$100 \quad$ PCI bus
101 Reserved
110 Reserved
111 ISA bus
7-5 DRAM type. These bits define the type of DRAM used.
Bits 7-5 DRAM type
$000 \quad 64 \mathrm{KxXX}$
$001 \quad 256 \mathrm{Kx} 16$
$010 \quad 256 \mathrm{Kx} 4,256 \mathrm{Kx} 16_{9 \times 9}$
$011 \quad 512 \mathrm{Kx} 8$
$100 \quad 1 \mathrm{Mx} 4$
111 Reserved
The content of this register is loaded from MD[7:0] during hardware reset.
Note: For compatibility with future revisions, all reserved bits should be tied low through resistors.

## Hardware Configuration Register 2 <br> Index $=8$ <br> RO

Bit Description
$0 \quad$ Pixel bus width status. Used by BIOS to determine the pixel bus width of the external DAC. 0: 8-bit pixel bus
1: 16-bit pixel bus
1 Enable Auxiliary I/O support on VL bus. This bit does not apply to PCI or ISA bus.
0 : normal operation. OTI-64107 generates DACRDn and DACWRn.
1: enable auxiliary I/O. OTI-64107 generates DACCSn \& ACSn instead of DACRDn \& DACWRn.
Pixel bus width status for PCI and ISA buses:
$0: 8$ or 16 -bit ClkDAC port, as defined by bit 0
1: 24-bit ClkDAC port. The 24 -bit ClkDAC port is not applicable for the VL bus.
2 Enable decoding for ROM BIOS
0 : Disable decoding for ROM BIOS
1: Enable decoding for ROM BIOS (default address is C0000).
4-3 ROM BIOS size

| Bits $4-3$ |  | ROM BIOS size |
| :--- | :--- | :--- |
| 00 |  | 32 Kbytes |
| 01 |  | 64 Kbytes |
| 10 |  | 128 Kbytes |
| 11 |  | 256 Kbyte |

5 CASxn/Wexn select. For x16 DRAM's, either CASn \& WEHn \& WELn, or CASHn \& CASLn \& WEn, both can be supported. This bit is used to select which type is selected.
$0:$ CASn, WEHn \& WELn
1: CASHn, CASLn \& WEn
$6 \quad$ Fast Write Capable. This bit is used to indicate whether the motherboard can handle zero wait state writes. This bit should be connected to ID[2] of the VL bus through a LS244 buffer. This bit can also be read at ER10[1]. ER10[1] can be written over, while this bit is read only. 0 : motherboard cannot handle zero wait state Data is latched at the end of the second T2, or one clock after IRDYn.
1: zero wait state for the cycle
7 Bus speed. This bit is for BIOS to determine the bus speed, and therefore determine the appropriate wait states to insert. This bit should be connected to $\operatorname{ID}[3]$ of the VL bus through a LS244 buffer.
0 : bus speed is greater than 33 MHz
1: bus speed is less than or equal to 33 MHz

The content of this register is loaded from MD [15:8] during hardware reset.
Note: For compatibility with future revisions, all reserved bits should be tied low through resistors.

3DF Hardware Configuration Register 3 Index $=9$ RO
Bit Description
$0 \quad$ DEVSELn speed indication. OTI-64107 can only be medium or slow response, but never fast. 0 : forces CFR[10:9] to 01, medium response
1: forces CFR[10:9] to 10, slow response
1 Multi-function device selection for PCI bus. This bit can also be read at CFRE[7].
0 : single function device (forces CFRE[7] to 0)
1: multiple function device (forces CFRE[7] to 1)
2 Enable alternate PCI ROM address generation.
0 : compatible with revision A, B, B1. No external logic required, two loads on AD bus. 1: single load on AD bus. Required external latches. Available from rev C on.
7-3 Reserved
The content of this register is loaded from $\mathrm{MD}[23: 16$ ] during hardware reset.
Note: For compatibilit. with future revisions, all reserved bits should be tied low through resistors.

3DF $\quad \mathbf{I}^{2} \mathrm{C}$ Control Register
Index $=\mathbf{C} \quad \mathbf{R} / \mathbf{W}$
Bit Description
0 Controls pin SRCK
0: Drives pin SRCK low
1: Drives pin SRCK high
1 Controls pin SRD
0 : Drives pin SRD low
1: Drives pin SRD high
3-2 Reserved
4 Status of pin SRCK. This bit is read only.
5 Status of pin SRD. This bit is read only.
7-6 Reserved
Default: 00h
3DF Dip Switch Register
Index = D RO
Bit Description
7-0 Dip switch status register. For BIOS use.

3DF

## EEPROM Control Register

Index = E
R/W
Bit Description
0 EEPROM Data. This bit is the data line between the serial EEPROM and the VGA controller. The read data for this bit comes from $\operatorname{CSEL}[0]$. Write data is sent to $\operatorname{CSEL}[1]$. CSEL[ 0 ] and $\operatorname{CSEL}[1]$ are connected to the EEPROM data out and the EEPROM data in pins respectively.
1 EEPROM CS. This bit is used as the chip select control for the EEPROM. It should be set to 1 for the VGA controller to access the EEPROM.
2 EEPROM Function Enable. This bit selects the function of the CSEL bus. When this bit is 1, $\operatorname{CSEL}[2: 0]$ are used to interface with the EEPROM. When this bit is 0 , the $\operatorname{CSEL}$ [2:0] functions as clock select signals.
3 EEPROM Clock(SK). The value of this bit which acts as the shift clock for the serial EEPROM is reflected on CSEL[2]. To program the EEPROM, this bit is programmed to toggle between 1 and 0 every 4 us.
7-4 Reserved
Default: 00h
3DF
Power Management Control Register
Index $=\mathbf{F}$
R/W
Bit Description
1-0 Display Power Management Modes. When in any of the power saving modes, the Memory Controller stops fetching data for display (same as screen-off bit SR1b5) but continues to refresh the DRAM.
Bits 1-0 Modes
00 On - HSync, VSync, BLANKn, P[23:0] operate normally
01 Stand-by - VSync operates normally, HSync, BLANKn \& P[23:0] off
10 Suspend - HSync operates normally, VSync, BLANKn \& P[23:0] off
11 Off - HSync, VSync, BLANKn \& P[23:0] off
2 Enable Multimedia clock
0 : Disable multimedia clock
1: Enable multimedia clock
7-3 Reserved
Default: 00h
Scratch Registers 0-7
Index = F0-F7 $\quad$ R/W
Bit Description
7-0 Eight scratch bits. These scratch registers are defined and reserved for internal use. Application programs should not use them.

### 7.4.2 System Interface Registers

All 2xxx registers are PCI Configuration registers that can be used for other buses. On the ISA or VL buses, these registers are accessed at 2 xxx , but they can only be accessed through configuration read/write on the PCI bus. The PCI Configuration register does not have 2 xxx address and only responds to configuration cycles.


Bit Description
$0 \quad$ Enable I/O accesses. This bit is used for the PCI bus only.
0 : Disables all I/O space accesses
1: Enables I/O space accesses
1 Enable memory and memory mapped I/O accesses. Both this bit and 3C2[1] need to be 1's to enable memory accesses to the controller.
0: Disables all memory space accesses
1: Enable memory space accesses
2 Enable bus master mode. This bit is used for the PCI bus only.
0 : Disable bus master mode
1: Enable bus master mode
4-3 Reserved
5 Enable bus snooping for palette registers
0 : Respond to palette register writes like ordinary I/O
1: Complete all palette register writes without asserting DEVSELn (LBSELn), allowing the cycle to propagate out to the standard ISA bus for other devices to shadow these registers.
6 Reserved
7 Enable address/data stepping. This bit is used for the PCI bus only.
0 : Disable address/data stepping
1: Allow address/data to be driven out in more than one clock
8 Reserved
9 Back-to-back cycle capable. This bit is used when the controller is in Master mode and on the PCI bus only. Back-to-back cycles are transactions from one master to the same target without IDLE cycles in between.
0: Do not issue back-to-back cycles
1: All target devices can accept back-to-back cycles
15-10 Reserved
Default: 00A0h

## System Bus Status Register <br> CFR $=7,6$ <br> R/W

Reads to this register behave normally. Writes are different in that writeable bits can only be reset, but not set. A bit is reset whenever a 1 is written to that particular bit. For example, to clear Bit 14 and not effect any other bits, write the value 4000 h to the register.

| Bit | Description |
| :---: | :---: |
| 6-0 | Reserved |
| 7 | Fast Back-to-Back Cycle Capable. This bit is read-only and defaults to 1 . |
|  | 0 : Not capable of fast back-to-back cycles |
|  | 1: Capable of fast back-to-back cycles |
| 8 | Reserved |
| 10-9 | DEVSELn timing. These two bits are read only and are configurable through $\mathrm{MD}[16]$ during hardware reset. MD[16]=0 $=>$ CFR6[10:9]='b01, MD[16]=1 $=>$ CFR6[10:9]='b10. MD[16] state during reset can $\mathrm{k}=$ read through ER9 $[0]$. |
|  | Bits 10-9 DEVSELn Timing |
|  | 00 Fast |
|  | 01 Medium |
|  | 10 Slow |
|  | 11 Reserved |
| 11 | Signaled Target-abort status. This bit is set whenever the OTI-64107 while being a target device, terminates a transaction with target-abort. |
| 12 | Received Target-abort status. This bit is set whenever the OTI-64107 while being a master, has its transaction terminated with target-abort. |
| 13 | Received Master-abort status. This bit is set whenever the OTI-64107 while being a master, terminates its transaction (except for Special cycle) with master-abort. |
| 15-14 | Reserved |
| Defaul | 00000xx010000000b |



| 2x14 | Graphic Memory Base Address (1) Register$\quad$ CFR $=17-14$ |
| :--- | :--- |$\quad$ R/W

## Extended I/O Base Address

(2) Register

$$
\mathrm{CFR}=1 \mathrm{~B}-18
$$

R/W

## Bit Description

$0 \quad$ Memory or I/O indication. This bit is read only.
0 : Memory mapped

## 1: I/O mapped

1 Reserved
3 Prefetchable indication. This bit is read only.
0 : Memory is not prefetchable (not cacheable)
1: Memory is prefetchable (cacheable)
7-4 Always set to zero to occupy minimum of 256 bytes of address space. These bits are read only.
31-8 Upper 24 bits of the base address for extended I/O registers. These bits are read/writeable.

## Base Address 5-3

$$
\mathrm{CFR}=\mathbf{2 7 - 1 C}
$$

RO
Bit Description
31-0 Reserved

## Reserved Registers

$$
\mathrm{CFR}=3 \mathrm{~B}-34,2 \mathrm{~F}-28 \quad \mathrm{RO}
$$

## Bit Description

31-0 Reserved
2x30 BIOS ROM Base Address Register

$$
\mathrm{CFR}=33-30
$$

R/W
Bit Description
$0 \quad$ BIOS ROM address decode enable. This bit is read/writeable.
0 : Disable address decode for BIOS ROM
1: Enable address decode for BIOS ROM
10-1 Reserved
14-11 Always zero's to indicate that the BIOS ROM is minimally 32 Kbytes . These bits are read only.
17-15 These bits are used to indicate how big the ROM BIOS is. These bits are either reset to 0 's and read only, or read/writeable depending on Configuration Register 2, Bits 4-3.

| ER8[4:3] | $\frac{\text { ROM size }}{32 \mathrm{Kbytes}}$ | RO or R/W <br> 00 |
| :--- | :--- | :--- |
| 01 | $64 \mathrm{Kbyts} 17-15$ are read/writeable | Bits $17-16$ are read/writeable, Bit 15 is always 0 and RO |
| 10 | 128 Kbybes | Bit 17 is read/writeable, Bits $16-15$ are always 0 's and RO |
| 11 | 256 Kbytes | Bits 17-15 are always 0 's and RO |

31-18 Upper 14 bits of the base address for BIOS ROM
Default: 000C0001h for ISA and VL bus 000 C 0000 h for PCI bus

## 2x3C

Interrupt Line Register

$$
\mathrm{CFR}=3 \mathrm{C}
$$

R/W

## Bit Description

7-0 This is a scratch pad for POST software to write the interrupt line routing information during initialization and configuration of the system (PCI bus). Device drivers and OS's can use this information to determine priority and vector information. Non PCI BIOS may use this register as a general purpose scratch register in addition to registers 3 DF index 9, A \& B.

## Interrupt Pin Register

$$
\mathrm{CFR}=3 \mathrm{D} \quad \text { RO }
$$

Bit Description
7-0 This register indicates which interrupt pin is used by the OTI-64107. The value of this register should be 01. This interrupt is for CINTn.

## Min_Gnt Register

$$
\mathrm{CFR}=3 \mathrm{E}
$$

RO
Bit Description
7-0 This register (Minimum Grant) is used to indicate to the system how long a burst period the OTI64107 needs. The value of this register should be FF (maximum allowed).

## Max_Lat Register

$$
\mathrm{CFR}=3 \mathrm{~F}
$$

RO

## Bit Description

7-0 This register (Maximum Latency) is used to indicate to the system how often the OTI-64107 needs to get access to the PCI bus. The value of this register should be 01 (very often).

3DF Local Bus Control Register $1 \quad$ Index $=10 \quad$ R/W
Bit Description
$0 \quad$ Wait state control. This bit delays internal ADS/FRAME to push all cycles back by one clock. This bit affects all I/O, memory mapped I/O and memory cycles. This bit works independently from other wait state bits. The total wait states for a cycle is equal to the individual wait state plus this wait.
0 : No additional wait state asserted
1: One wait state asserted
1 Reserved
2 Memory write wait state. This bit delays SRDYn/TRDYn by one clock on memory write cycles. 0 : no additional wait state for the cycle
1: one wait state is inserted for the cycle
3 Reserved
5-4 Memory mapped I/O wait state. These bits delay SRDYn/TRDYn by the specified amount of clocks on memory cycles for the memory mapped I/O.

| Bits 5.4 | Read Wait State | Write Wait State |
| :--- | :--- | :--- |
|  | 1 | 0 |
| 01 | 2 | 1 |
| 10 | 3 | 2 |
| 11 | 4 | 3 |

7-6 I/O wait state. These bits delay SRDYn/TRDYn by the specified amount of clocks on I/O cycles. Bits 5.4

Wait State
$00 \quad 1$
$01 \quad 2$
$10 \quad 3$
$11 \quad 4$
Default: F5h



### 7.4.3 Extended Sequencer Registers



Bit Description
$\frac{\text { Enable doubling horizontal timing. This bit is used for high color or true color modes. When this }}{0}$ bit is enabled, all horizontal CRT parameters are multiplied by two. See Extended Attribute register for more information.
1 Enable tripling horizontal timing. This bit is used for true color modes. When this bit is enabled, all horizontal CRT parameters are multiplied by three. See Extended Attribute register for more information.
2 Extended graphics mode selection. These bits are used to control memory mapping. 0 : VGA modes -256 K memory only
1: OTI packed pixel modes
3 Reserved
4 CClk Character Clock frequency
0 : normal frequency as required by resolution ( $\mathrm{CClk}=\mathrm{VCLK} / 8, \mathrm{VClk} / 9$ ).
1: $1 / 2$ normal frequency as required by resolution ( $\mathrm{CClk}=\mathrm{VCLK} / 4$ ).
6-5 Shift/Load frequency
Bits 6,5 Shift/Load Frequency
$00 \quad$ As specified by SR1[4,2]
01 One shift/load every two VCLKs
10 One shiftload every four VCLKs
11 One shiftload every six VCLKs *
$7 \quad$ Enable synchronous mode (not implemented for revision A)
0 : Asynchronous mode. Internal memory clock is MClk, system interface clock is PROClk, internal commands are generated with PROClk and resynchronize with MClk.
1: Synchronous mode. Internal memory clock is PROClk, system interface clock is PROClk or PROClk/2, internal commands are generated with PROClk.
Default: Oh
This register can only be updated during software reset. The correct sequence to update this register is as follows, assuming all I/O cycles are 16 -bit transfers:
$3 \mathrm{C} 4<=0100 \mathrm{~h}$
$3 \mathrm{DE}<=\mathrm{xx} 21 \mathrm{~h}$
$3 \mathrm{C} 4<=0300 \mathrm{~h}$
Updating this register on the fly will hang the system.

* For Attribute Mode 3 (24bpp/16-bit bus), SHFT/LD is generated once every three VCLKs.

```
3DF Feature Select Register
Index = 22
R/W
    Bit Description
    1-0 Reserved
    Enable Command Buffer. When enabled, all memory mapped I/O writes from offset 0 to 7Fh
        (coprocessor registers) would be routed to the Command FIFO. In addition, after the coprocessor
        has been set up to do memory to screen bit block transfer (BBLT) in CPU assisted mode, all
        incoming memory writes would also be routed through the Command FIFO.
        0: Disable command FIFO
        1: Enable command FIFO
    3 Enable write cache - This bit enables the write cache in the controller. It should be set to 1 for
        high-performance operations.
    4 Graphics Latch Width
        0: 32-bit - IBM compatible
        1: 64-bit - Used with extended modes
    5 Enable Write mode 4. This write mode is used in packed Pixel Mode only. In this mode, system
        data is routed directly to the memory, by-passing barrel shifter and ALU. This mode is meant to
        improve straight Memory to Screen Source Copy.
        0: Write mode as controlled by GR5[1:0]
        1: Write mode 4
    Enable read mode 4. This read mode is used in packed pixel mode only. In this mode, memory
        data is routed directly to the system bus, by by-passing the internal VGA data path. This mode is
        meant to improve read performance.
    7 Reserved
Default: Oh
3DF Extended Read Segment Register
                    Index =23 R/W
    Bit Description
    6-0 These seven bits correspond to the CPUADR[22:16] for CPU read operation. They are used to
        extend the 64 K video memory space (A0000-AFFFF). Bits 3:0 are the image of ER11[3:0].
        Updating Bits 3:0 will also update Bits 3:0 of ER11.
    7 Reserved
    Default: Oh
3DF Extended Write Segment Register
                                    Index = 24
                                    R/W
            Bit Description
            6-0 These seven bits correspond to the CPUADR[22:16] for CPU write operation. They are used to
        extend the 64 K video memory space (A0000-AFFFF). Bits 3:0 are the image of ER11[7:4].
        Updating Bits 3:0 will also update Bits 7:4 of ER11.
    7 Reserved
    Default: Oh
3DF Extended Common Read Write Register
                                    Index = 25
                                    R/W
            Bit Description
            6-0 This 6-bit register is a write port for both Register 23 and 24. A write to this register is equivalent
        to writing into both index Registers }23\mathrm{ and 24. A read to this register is equivalent to reading the
        Extended Write Segment register.
7 Reserved
Default: Oh
```

```
3DF RASn Control Register
Index =26
R/W
```


## Bit Description

```
1-0 RASn precharge width. RASn precharge consists of st1 and st2, these bits control the number of st 2 s inserted. This timing is \(\mathrm{t}_{\mathrm{M}}\).
Bits \(1.0 \quad\) Precharge Width
\(00 \quad 2 \mathrm{MClk}\) (st1, st2)
\(01 \quad 3 \mathrm{MClk}\) (st1,st2,st2)
\(10 \quad 4 \mathrm{MClk}\) (st1,st2,st2,st2)
\(11 \quad 5 \mathrm{MClk}(\mathrm{st} 1, \mathrm{st} 2, \mathrm{st} 2, \mathrm{st} 2, \mathrm{st} 2)\)
2 Reserved
3 Enable half clock option for RASn
0 : RASn precharge is as defined by bits 1:0
1: RASn precharge is decreased by half clock, and RASn pulse width is increased by half clock.
7-4 Reserved
Default: 01h (3 MClk for precharge)
Note: It is not necessary to proge mensn pulse width, this paramete- equal to RAS-to-CAS delay plus CASn precharge plus CASn pulse width.
CASn Control Register
Index \(=\mathbf{2 7}\)
R/W
Bit Description
\(0 \quad\) CASn precharge width. This is to control number of \(s t 4 \mathrm{~s}\). This timing is \(t_{\mathrm{M} 2}\). \(0: 1 \mathrm{MClk}\) precharge width
1: Reserved
1 Enable half clock option for CASn
0 : CASn precharge and pulse width as defined by bit 0 and Bit 2 respectively
1: CASn precharge is reduced by half clock, and CASn pulse width is increased by half clock
2 CASn pulse width. This is to control number of st5s. This timing is \(t_{\mathrm{M} 3}\).
\(0: 1\) MClk pulse width (st5)
1: 2 MClk pulse widths ( \(\mathrm{st} 5, \mathrm{st} 5\) )
3 Reserved
5-4 CASn delay from RASn. This is to control number of st3s. This timing is \(t_{\text {M4 }}\). Note that this is not the regular delay from RASn going low to CASn going low, but rather from RASn going low to CASn going low minus CASn precharge. Thus, DRAM specification \(t_{R C D}=t_{M 4}+t_{M 3}\)
Bits 5,4 Delay
\(00 \quad 1 \mathrm{MClk}\) period
\(01 \quad 2 \mathrm{MClk}\) periods
\(10 \quad 3 \mathrm{MClk}\) periods
\(11 \quad 4 \mathrm{MClk}\) periods
```


## 7-6 Reserved

```
Default: 10 h ( 1 MClk for precharge and pulse width, 2 MClks for delay)
```

```
3DF Refresh Control Register
Index =28
R/W
    Bit Description
    1-0 Number of refresh cycles per scan line. This register will override CR11[6].
        Bits 1-0 Number of refresh
        00 Reserved
        01 1 refresh cycle per line
        10 2 refresh cycles per line
        11 Follow CR11[6]
    2 Reserved
    3 Type of refresh cycle
        0: CAS-before-RAS refresh
        1: RAS only refresh
    7-4 Reserved
    Default: 03h
3DF Hardware Window Arbitration
Index = 29
R/W
```


## Bit Description

```
1-0 Number of consecutive accesses each time during display fetch. Each access can be either 32-bit or 64-bit depending on the memory bus width at the time.
\begin{tabular}{lll} 
Bits 2-0 & Consecutive Accesses \\
& & 4 \\
000 & 8 \\
010 & 16 \\
011 & 32
\end{tabular}
```


## 7-2 Reserved

```
Default: 04h
```


### 7.4.4 Extended CRT Controller Registers



### 7.4.5 Extended Attribute Controller Registers



X - represents 8 -bit P data

| Bits 3-0 <br> Mode | Bpp | P Bus Width | P Bus Ordering $P[23: 0]$ | VCLK | PCLK | CCLK | SHFT/LD | HCLK |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | VGA | 8 | XXP[7:0] | Normal | VCLK | 8/9 VCLK | 8/16/32 <br> VCLK | CCLK |
| 1 | 4 | 8 | $\mathrm{XX} \mathrm{P} 1[3: 0] \mathrm{P} 0[3: 0]$ | 1/2 | VCLK | 4 VCLK | 4 VCLK | CCLK |
| 2 | $\begin{gathered} 8 \\ 16 \\ \\ 24 \end{gathered}$ | 8 | XX P[7:0] <br> XX P0[7:0] <br> XX P0[15:8] <br> XX P0[7:0] <br> XX P0[15:8] <br> XX P0[23:16] | Normal Double <br> Triple | VCLK <br> VCLK <br> VCLK | 8 VCLK <br> 8 VCLK <br> 8 VCLK | 8 VCLK <br> 8 VCLK <br> 6 VCLK | $\begin{gathered} \text { CCLK } \\ \text { CCLK/2 } \\ \text { CCLK/3 } \end{gathered}$ |
| 3 | 24 | 16 | $\begin{aligned} & \mathrm{XP} 0[15: 0] \\ & \mathrm{XPO}[23: 16] \mathrm{P} 1[7: 0] \end{aligned}$ | 3/2 | VCLK | 4 VCLK | $\begin{gathered} 6 / 2 \\ \text { VCLK* } \end{gathered}$ | CCLK/3 |
| 4 | 8 | 16 | XP1[7:0]P0[7:0] | 1/2 | VCLK | 4 VCLK | 4 VCLK | CCLK |
| 5 | 16 | 16 | XP[15:0] | Normal | VCLK | 8 VCLK | 4 VCLK | CCLK |
| 6 | 32 | 16 | $\begin{aligned} & \mathrm{XP} 0[15: 0] \\ & \mathrm{XP}[31: 16] \end{aligned}$ | Double | VCLK | 8 VCLK | 4 VCLK | CCLK/2 |
| 7 | 24 | 24 | P [23:0] | Normal | VCLK | 8 VCLK | 2 VCLK | CCLK |
| 8 | 32 | 24 | P [23:0] | Normal | VCLK | 8 VCLK | 2 VCLK | CCLK |
| 9 | 24 | 16 | $\begin{aligned} & \mathrm{XP} 0[15: 0] \\ & \mathrm{XP} 0[7: 0] \mathrm{P} 0[23: 16] \end{aligned}$ | 3/2 | VCLK | 4VCLK | $\begin{gathered} 6 / 2 \\ \text { VCLK } \end{gathered}$ | CCLK/3 |

3 Reserved
4 Color ordering - only applies to 16 bpp and 24 bpp modes

| Bit 4 | P[23:0]/Byte[2:0] | Bits/pixel |
| :--- | :--- | :--- |
| 0 | GGGRRRRR, BBBBBGGGGGGRRRRR | 16pp |
| 0 | BBBBBBBBGGGGGGGGRRRRRRRR | 24 bpp |
| 1 | GGGBBBBB RRRRRGGGGGGBBBBB | 16 bpp |
| 1 | RRRRRRRRGGGGGGGGBBBBBBBB | 24 bpp |

6-5 Bits per pixel. These bits are used in conjunction with Bit 4 for RGB swapping.

| Bits 6,5 |  |
| :--- | :--- |
| 00 | 8 Bpp |
| 01 | 16 bpp |
| 10 | 24 bpp |
| 11 | $32 \mathrm{bpp}-\mathrm{R}$ | significant byte left alone. For Pixel Mode 8 above, the lower three bytes are sent out to the $\mathrm{D}: \quad$ and the most significant byte is dropped. Thus, Pixel Mode 8 is reali, a 24 bpp mode, but uses four byte address space to store three bytes of information.

7 Reserved
Default: Oh

* SHFT/LD is programmed to be six VCLKs, but with this mode, it is actually three VCLKs.

3DF
$\begin{array}{llll}\text { Extended Overscan Color Register } 1 & \text { Index }=39 \quad \text { R/W }\end{array}$
Bit Description
7-0 This byte is the mid byte of the three bytes defining the overscan color. This byte is used only in hi and true color modes. The low byte resides at AR11, the high byte resides at ER40.

3DF Extended Overscan Color Register $2 \quad$ R $\quad 2 \quad$ W
Bit
$7-0$
Description
This byte is the high byte of the three bytes defining the overscan color. This byte is used only in
The true color modes. The low byte resides at AR11, the high byte resides at ER39.

### 7.4.6 Hardware Cursor/Hardware Window Registers

These registers are shared between Hardware Cursor and Hardware Window because bo... of these can not exist simultaneously. These registers are memory mapped only.

## HC/HW Horizontal Position Start Register <br> Offset $=\mathbf{8 1 , 8 0}$ <br> R/W

Bit Description
15-0 Horizontal starting position of the HC/HW relative to the start of the display area in pixel units. This number can be negative and programmed in two's complement format. ( 0,0 ) is at the top left comer.

## HC/HW Vertical Position Start Register <br> Offset $=\mathbf{8 3}, 82$ <br> R/W

Bit Description
15-0 Vertical starting position of the $\mathrm{HC} / \mathrm{HW}$ relative to the start of the display area in scan line unis. This number can be negative and programmed in two's complement format. ( 0,0 ) is at the top left corner.

## HC Horizontal Preset/HW Width Low Register <br> Offset $=84 \quad$ R/W

Bit Descripticn
7-0 For Hardvare Cursor, this register defines the starting horizontal position of the HC within the 64 x 64 area in pixel units. The HC always ends at position 63 (i.e., no wrapping).
For Hardware Window, this is the eight lower-order bits of the Hardware Window Width register in double word units.

## HW Width High Register <br> Offset $=\mathbf{8 5}$ <br> R/W

Bit Description
7-0 For Hardware Window, this is the eight higher-order bits of the Hardware Window Width in double word units.

## HC Vertical Preset/HW Height Register Low

Offset $=\mathbf{8 6}$
R/W
Bit Description
7-0 For Hardware Cursor, this register defines the starting vertical position of the HC within the x 64 area in scan line units. The HC always ends at position 63 (i.e., no wrapping).
For Hardware Window, these are the lower eight bits of the Hardware Window Height in pixel units.

## HW Height Register High <br> $$
\text { Offset = } 87
$$ <br> R/W

Bit Description
7-0 For Hardware Window, this is the higher eight bits of the Hardware Window Height in pixel units.

## HC Start Address Register <br> $$
\text { Offset }=8 \mathrm{~A}-88
$$ <br> R/W

Bit Description
23-0 Linear starting address of the buffer within the display memory. The value to be programmed is the system linear address divided by four when in planar modes and divided by eight when in packed pixel modes.

## HC Color 0 Register <br> Offset $=8 \mathrm{~F}-8 \mathrm{C}$ <br> R/W

Bit Description
31-0 HC color 0 . Only the corresponding number of bits-per-pixel in the display mode are required in this register. For example, if the display mode is 8 bits-per-pixel, only the eight low order bits of this register are used.

$$
\text { HC Color } 1 \text { Register } \quad \text { Offset }=93-90 \quad \text { R/W }
$$

## Bit Description

31-0 HC color 1. Only the corresponding number of bits-per-pixel in the display mode are required in this register. For example, if the display mode is 8 bits-per-pixel, only the eight low order bits of this register are used.

## HC Control Register

Offset $=94$
R/W
Bit Description
$0 \quad$ Color HC control. Power-up default to 0
0 : Disable color HC
1: Enable color HC
1 HC display selection
0 : HC is under overscan
1: HC is displayed over overscan
2 HC data format
0 : Intel format, Bit 0 is the first pixel
1: Motorola format, Bit 7 is the first pixel
3 HC blink enable. Power-up default to 0
0 : Disable HC blinking
1: Enable HC blinking
5-4 HC blink rate control. Power-up default to 01 (eight frames on and eight frames off).
Bits 5,4 Blinking Rate
$00 \quad 4$ frames on and off
018 frames on and off
$10 \quad 16$ frames on and off
$11 \quad 32$ frames on and off

## 7-6 Reserved

Default:10h
Multimedia Port/HW Register
Offset $=95$
R/W

Bit Description
$0 \quad$ MMVRSETn status. Pin MMVRSETn is routed to this bit for software monitoring.
1 Field status. Pin MMFIELD is routed to this bit for software monitoring.
5-2 Reserved
6 Enable byte swapping for MMD
0 : No byte swapping
1: MMD [15:8] is routed to MMD[7:0] and vice versa
7 Enable word swapping for MMD
0 : No word swapping
1: Swaps the first set of MMD [15:0] with the second set of MMD [15:0]

## HW Control Register <br> Offset $=\mathbf{9 6}$ <br> R/W

Bit Description
$0 \quad$ Enable Hardware Window display. This bit will automatically disable Hardware Cursor.
0 : Disable Hardware Window display
1: Enable Hardware Window display. Disable HC
2-1 Horizontal scaling factor for input data
Bits 2-1 Scaling factor
$00 \quad$ No scaling
01 Reduced by two
10 Reduced by four
11 Reduced by eight
4-3 Vertical scaling factor for input data
Bits 4-3 Scaling factor
$00 \quad$ No scaling
01 Reduced by two
10 Reduced by four
11 Reduced by eight
$5 \quad$ Select odd/even lines for vertical scaling
0 : Select even lines for vertical scaling. Scaling by two would result in keeping all even lines.
Scaling by four or eight would result in keeping lines $0,4,8 \ldots$ or $0,8,16 \ldots$, respectively.
1: Select odd lines for vertical scaling. Scaling by two would result in keeping all odd lines.
Scaling by four or eight would result in keeping line $1,5,9 \ldots$ or $1,9,17 \ldots$, respectively.
6 YUV/RGB selection for horizontal scaling
0 : Incoming data from the Multimedia port is in YUV format
1: Incoming data from the Multimedia port is in RGB format
7 Enable mask map for Multimedia Port. When enabled, the Multimedia Port update is masted by the Multimedia Mask Map (not to be confused with the Co-processor Mask Map).
Default: 00 h

| Hardware Control Register $2 \quad$ Offset=97 |  | R/W |
| :---: | :---: | :---: |
| Bit | Description |  |
| 0 | MDMXn inversion. This signal is default to be active low |  |
|  | 0 : Signal output as is |  |
|  | 1: Signal is inverted before output |  |
| 1 | VDVALID inversion. This signal is default to be active high |  |
|  | 0 : Signal output as is |  |
|  | 1: Signal is inverted before output |  |
| 2 | MMFIELD inversion. This signal is default to be active low |  |
|  | 0 : Signal used as is |  |
|  | 1: Signal is inverted |  |
| 3 | MMVRSETn inversion. This signal is default to be active low. |  |
|  | 0 : Signal used as is |  |
|  | 1: Signal is inverted |  |
| 4 | MMHRSETn inversion. This signal is default to be active low. |  |
|  | 0 : Signal used as is |  |
|  | 1: Signal is inverted |  |
| 5 | MMCLK inversion. This signal is default to be active low. |  |

: Signal used as is
1: Signal is inverted
6 MMDVALID inversion. For proper operation, this signal should be active high.
0 : Signal used as is
1: Signal is inverted
7 Interlaced input data.
0 : Incoming data stream is non-interlaced
1: Incoming data stream is interlaced
Default: 00h
HW Mask Map Start Address Register $\quad$ Offset $=9 \mathrm{~A}-98 \quad$ R/W
Bit Description
23-0 Linear starting address of the multimedia mask map buffer within the display memory. The value to be programmed is the system linear address. The address must be on word boundary (Bit $0=$ 0 ).

## Multimedia Mask Map Offset Refister <br> Offset $=9 B$ <br> R/W

Bit Description
7-0 Offset address for the multimedia mask map in quad word unit. Used to calculate the address of the next mask line in the video window. This register is used for input only. The value to be programmed can be calculated as follows:
Width $/ 64+1$ where Width=width of the video window in the pixel units. For example, a 320 pixel video window would have a multimedia mask map offset of 5 . A 160 pixel video window would have a multimedia mask map offset of 3 .

## HW Start Address Register

Offset $=9 \mathrm{E}-9 \mathrm{C}$
R/W
Bit Description
23-0 Linear starting address of the buffer within the display memory. This register is used for both the input port and the output port. The value to be programmed is the system linear address. The address must be on word boundaries ( Bit $0=0$ ).

## HW Address Offset Register <br> Offset $=9 \mathrm{~F}$ <br> R/W

Bit Description
7-0 Offset address in word unit. Used to calculate the address of the next line in the window.
Video Window Width Register
Offset=A1-A0
R/W
Bit Description
15-11 Reserved
10-0 Video window width in transfer cycle unit, with each transfer cyle is 16 bits wide. This register is used to specify the maximum number of transfer cycle allowed within a HResetn period. The programmed value is one less than the actual value. The value to be programmed can be calculated as follow: $\mathrm{x}=$ Width * (bpp/16) where Width=width of the video window in a pixel unit, $\mathrm{bpp}=$ color depth of the video window. For example, a 320 -pixel wide video window at 16 bpp would have 320 transfer cycles, and the programmed value would be O13Fh. A 320-pixel wide video window at 32 bpp would have programmed value of O 27 Fh .

## Video Window Height Register <br> Offset $=\mathbf{A 3 , A 2}$ <br> R/W

Bit Description
15-11 Reserved
10-0 Video window height in pixel (scan line) unit. This register is used to specify the maximum number of lines within a VResetn period. The programmed value is one less than the actual value. for example, a 240 -pixel high video window would have a programmed value of 00 EFh .

### 7.4.7 Co-Processor Registers

Most of the Co-Processor registers are read/writeable so that register save/restore can easily be accomplished. All the Co-Processor registers are Memory Mapped only.

## Co-Processor Status Register <br> Offset $=10$ <br> RO

## Bit Description

1-0 Indicates which map needs data next. They are used in CPU assisted mode, where driver can find out which map the co-processor would need data to be fetched (memory to screen) by the CPU, or which map would need data to be written to (screen to memory).

| Bits 1-0 |  | Map |
| :--- | :--- | :--- |
| 00 |  | Pattern |
| 01 |  | Mask |
| 10 |  | Source |
| 11 |  | Destination |

2 Indicates the above map needs to be written to screen memory or read back to system meme-y $0=$ read back to system memory
1 = write data to screen memory
3 Map status valid. This bit is read only. This bit is used to indicate whether Bit 1-0 values are valid or not. When not valid, software should reread Bits 1-0 until this bit is valid.
$0=$ Bits $1-0$ are invalid
$1=$ Bits $1-0$ are valid
4 Indicates that the address of the next access needs to be reset to the beginning of the map
$0=$ Increment address for next access
1 = Reset address to beginning of the map
5 Advance to next line indication
$0=$ remain on current line
1 = advance to next line
6 Reserved
7 Co-Processor busy status bit. Reading this bit does not stop the Co-Processor.
$0=\mathrm{Co}$-Processor is idle
$1=$ Co-Processor is busy

## Co-Processor Control Register <br> Offset $=11$ <br> R/W

## Bit Description

0 Enable Co-Processor operation complete interrupt. Interrupt is always generated but is routed out to pin CINTn only when this bit is enabled.
$0=$ VGA interrupt is routed out to CINTn
$1=$ Co-Processor operation complete, interrupt is routed out to CINTn
1 Enable Master mode. This bit should be used with the PCI bus only.
$0=$ CPU assisted mode operation
1 = Master mode operation
3-2 Reserved
4 Interrupt status. This bit can be read to find out the interrupt status. Writing a zero to this bit will clear the interrupt. Writing a one has no effect.
5 Terminate Co-Processor operation. This bit is automatically reset to zero after the Co-Processor has stopped internally.
$0=$ Allow Co-Processor to finish the operation
$1=$ Terminate Co-Processor operation
6 Enable turbo Co-Processor data-path. Used with slower MCLK frequencies ( 50 MHz or less). $0=$ default datapath delay
$1=$ delete an extra clock for datapath delay
7 Reserved. Enable fast Co-Processor address calculation. Used with slower MCLK frequencies ( $<50 \mathrm{MHz}$ )
Default: Oh
Pixel Map Select Register
Offset $=12$
$\mathbf{R} / \mathbf{W}$

| $\underline{\text { Bit }}$ | $\frac{\text { Description }}{\text { Index to indicate which pixel map registers are being accessed }}$ |  |
| :--- | :--- | :--- |
|  | $\underline{\text { Bit } 1.0}$ | Pixel Map Select |
|  | 00 | Mask Map |
|  | 01 | Pixel Map A |
|  | 10 | Pixel Map B |
| $7-2$ | Reserved | Pixel Map C |

## Co-processor Control Register 2 <br> Offset $=13$ <br> RO

Bit Description
3-0 Number of entries left in the Command FIFO. These four bits indicate the number of doubled word entries available. Software should check these bits before writing to the Command FIFO. If the number of writes exceeds the number of empty FIFO entries, the overflow bit (Bit 7 ) will be set.
6-4 Reserved
7 FIFO overflow. This bit indicates a Command FIFO overflow condition. A read to the register clears the status.
0 : FIFO operating normally
1: FIFO has overflown, one or more writes have been dropped.
Default: Oh
Pixel Map n Base Pointer Register
Offset $=\mathbf{1 7 - 1 4}$
R/W
Bit Description
31-0 This register specifies the start of a Pixel Map in byte address.

## Pixel Map n Width Register

Offset $=19,18$
R/W
Bit Description
11-0 This register specifies the width of a Pixel Map minus one in pixel units. The programmed value is one less than the actual value.
15-12 Reserved
Pixel Map n Height Register
Offset $=1 \mathrm{~B}, 1 \mathrm{~A}$
R/W

Bit Description
11-0 This register specifies the height of a Pixel Map minus one in pixel units. The programmed value is one less than the actual value.
15-12 Reserved

## Pixel Map n Format Register

Offset $=\mathbf{1 C}$
R/W
Bit Description
2-0 Specifies the number of bits/pixel in the Pixel Map
$\frac{\text { Bits } 1.0}{000} \quad \frac{\text { Number }}{1 \text {-bit }}$
$001 \quad$ Reserved
$010 \quad$ Reserved
011 8-bits
$100 \quad$ 16-bits
101 32-bits
110 Reserved
111 Reserved
3 Motorola/Intel format selection for the Pixel Map
0 : Intel format (little endian)
1: Motorola format (big endian)
Normal software practice uses Motorola format for 1 bpp , and Intel format for 8 bpp or higher color depths.
6-4 Reserved
7 System memory indication

0: Map is in local frame buffer, no special treatment is needed.
1: Map is in system memory, master cycle or CPU assisted cycle is needed.
Source and Destination Pixel Maps can have 1-, 8-, 16-, or 32-bits/pixel. Pattern Pixel Map can only have 1-bit/pixel. Programming Pattern Pixel Map to be anything other than 1-bit/pixel will produce undefined results. Mask Map Format Register cannot be programmed at all because it is assumed to be 1-bit/pixel. However, one should still program it to be 1-bit/pixel to ensure future compatibility.

## Bresenham Error Term Register <br> Offset $=21,20$ <br> R/W

Bit Description
13-0 This register specifies the Bresenham Error Term for the Line Draw function. This value is ( $\left(2^{*}\right.$ deltaY) - deltaX). This number is 14 -bit sign extended two's complement ranged from -8192 to +8191 .
15-14 Reserved

## Bresenham Constant K1 Offset $=\mathbf{2 5 , 2 4} \quad$ R/W

Bit Description
13-0 This register specifies the Bresenham Constant K1 for the Line Draw function. This value is ( $2 *$ deltaY). This number is 14 -bit sign extended two's complement ranged from -8192 to +8191 .
15-14 Reserved

## Bresenham Constant K2

$$
\text { Offset }=29,28 \quad \text { R/w }
$$

## Bit Description

13-0 This register specifies the Bresenham Constant K2 for the Draw Line function. This value is $2^{*}$ (deltaY - deltaX). This number is 14 -bit sign extended two's complement ranged from -8192 to +8191.
15-14 Reserved

## Direction Steps Register

Offset $=\mathbf{2 F - 2 C}$
R/W
This register specifies up to four Draw and Step codes and initiate a Draw and Step operation by writing to byte three of this register. Each code is one byte. A write to " 2 F " starts the draw/step operation. The stop code " 00 " is used to terminate the draw and step operation when the operation requires less than 4 bytes.
Bit Description
3-0 Number of steps for code-1 from 1-16. The programmed number is one less than the actual drawn length.
$4 \quad$ Move/draw operation select for code-1
0 : move operation - update X-Y pointers but no pixels are drawn 1: draws pixels as normal
7-5 Direction step for code-1. Direction is as follows:
11-8 Number of steps for code-2 from 1-16. The programmed number is one les: actual drawn length.
12 Move/draw operation select for code-2
0 : move operation - update X-Y pointers but no pixels are drawn
1: draws pixels as normal
15-13 Direction step for code-2
19-16 Number of steps for code-3 from 1-16. The programmed number is one less than actual drawn length.


Figure 6. - Draw \& Step Direction Codes

20 Move/draw operation select for code-3
0 : move operation - update X-Y pointers but no pixels are drawn
1: draws pixels as normal
23-21 Direction step for code-3
27-24 Number of steps for code-4 from 1-16. The programmed number is one less than actual drawn length.
28 Move/draw operation select for code-4
0 : move operation - update X-Y pointers but no pixels are drawn
1: draws pixels as normal
31-29 Direction step for code-4
Write to byte 3 (Bits 31-24), will start the Draw \& Step process.
Figure A
Address

| 2 C | 2D | 2E | 2F |
| :---: | :---: | :---: | :---: |
| Code-1 | Code-2 | Code-3 | Code-4 |

Bit

| 7 | 6 | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |

## ROP Register

Offset $=48$
R/W
Bit Description
3-0 These bits specified the Background ROP function to be performed between Destination and Source pixels during an operation where the Pattern pixel value is 0 .
7-4 These bits specified the Foreground ROP function to be performed between Destination and Source pixels during an operation where the Pattern pixel value is 1 .

| Bits 7-4 (3-0) | Function | Reverse Polish |
| :---: | :---: | :---: |
| Oh | zeros | 0 |
| 1h | (NOT source) AND (NOT destination) | SDon |
| 2h | (NOT source) AND destination | DSna |
| 3h | NOT source | Sn |
| 4h | source AND (NOT destination) | SDna |
| 5h | NOT destination | Dn |
| 6h | source XOR destination | SDx |
| 7h | (NOT source) OR (NOT destination) | SDan |
| 8h | source AND destination | SDa |
| 9 h | source XOR (NOT destination) | SDnx |
| Ah | destination | D |
| Bh | (NOT source) OR destination | DSno |
| Ch | source | S |
| Dh | source OR (NOT destination) | SDno |
| Eh | source OR destination | SDo |
| Fh | ones | 1 |

With the combination of Foreground ROP and Background ROP under control of Pattern, the OTI-64107 can support all 256 ROP as defined by Windows.

## Destination Color Compare Condition Register Offset $=4 \mathrm{~A} \quad$ R/W

Bit Description
2-0 These bits specify the Color Compare Condition under which Destination update is inhibited.

|  | Bits 2-0 |  |  |
| :--- | :--- | :--- | :--- |
| 000 |  | Destination Color Compare Condition |  |
| 001 |  | Always true (disable update) |  |
| 010 |  | Deserved $=$ color compare value |  |
| 011 |  | Reserved |  |
| 100 |  | Dest $<>$ color compare value |  |
| 101 |  | Reserved |  |
| 110 |  | Always false (enable update) |  |
| 111 |  | Reserved |  |
| $7-3 \quad$ Reserved |  |  |  |
| Default: 06 h |  |  |  |

## Destination Color Compare Value Register <br> Offset $=4 \mathrm{~F}-4 \mathrm{C}$ <br> R/W

## Bit Description

31-0 Color value to be compared to Destination pixels when Color Compare is enabled. Only the corresponding number of bits-per-pixel in the Destination are required in this register. For example, if the Destination is 8 bits-per-pixel, only the eight low order bits of this register are used, and only Bit 0 is used for 1 bpp .

## Pixel Bit Mask Register

Offset $=\mathbf{5 3 - 5 0}$
R/W
Bit Description
31-0 This register specifies which bits within each pixel are subject to be updated.
$0=$ Disable update for the particular bit
$1=$ Enable update for the particular bit
Only the corresponding number of bits-per-pixel in the Destination are required in this register.
For example. if the Destination is 8 bits-per-pixel, only the eight low-order bits of this register are used, and o: it 0 is used for 1 bpp .
Foreground Color : ${ }_{\text {: }}^{\text {ister }} \quad$ Offset $=5 B-58 \quad$ R/W

Bit Description
31-0 This regis cifies the Foreground Color to be used as the Foreground Source during operations. Onl orresponding number of bits-per-pixel in the Destination are required in this register. Fo. example, if the Destination is 8 bits-per-pixel, only the eight low order bits of this register are used, and only Bit 0 is used for 1 bpp .

Background Color Register
Offset $=\mathbf{5 F}-5 \mathrm{C}$
R/W
Bit Description
31-0 This register specifies the Background Color to be used as the Background Source during operations. Only the corresponding number of bits-per-pixel in the Destination are required in this register. For example, if the Destination is 8 bits-per-pixel, only the eight low-order bits of this register are used, and only Bit 0 is used for 1 bpp .

## Operation Dimension 1 Register

$$
\text { Offset }=61,60
$$

R/W
Bit Description
11-0 This register specifies the width of the rectangle to be drawn by the PxBlt function. The programmed number should be one less than the required number.
15-12 Reserved

## Operation Dimension 2 Register

Offset =63,62
R/W
Bit Description
11-0 This register specifies the height of the rectangle to be drawn by the PxBlt function. The programmed number should be one less than the required number.
15-12 Reserved
The following registers $6 C-7 B$ have two stages, first stage is the register where data is written to, and the second stage is the actual counter where the data is read from. Since the counters are not loaded until a Co-Processor start is issued, it is not possible to read the registers correctly after they are written.

Mask Map Origin X Offset Register
Offset $=6 \mathrm{D}, 6 \mathrm{C}$
R/W
Bit Description
12-0 This register specifies the X Offset of the Mask Map origin relative to the origin of the Destination Map.
15-13 Reserved
Mask Map Origin Y Offset Register $\quad$ Offset $=\mathbf{6 F}, \mathbf{6 E} \quad$ R/W
Bit Description
12-0 This register specifies the Y Offset of the Mask Map origin relative to the origin of the Destination Map.
15-13 Reserved

## Source X Pointer Register <br> Offset $=\mathbf{7 1 , 7 0}$ <br> R/W

Bit Description
11-0 This register specifies the X coordinate of the Source Map.
15-12 Reserved

Source Y Pointer Register

$$
\text { Offset }=73,72 \quad R / W
$$

Bit Description
11-0 This register specifies the Y coordinate of the Source Map.
15-12 Reserved
Pattern X Pointer Register $\quad$ Offset $=75,74 \quad$ R/W
Bit Description
11-0 This register specifies the X coordinate of the Pattern Map.
15-12 Reserved

Pattern Y Pointer Register

$$
\text { Offset }=77,76
$$

R/W
Bit Description
11-0 This register specifies the Y coordinate of the Pattern Map.
15-12 Reserved

Destination X Pointer Register
Offset $=79,78$
R/W
Bit Description
12-0 This register specifies the X coordinate of the Destination Map.
15-13 Reserved

Destination Y Pointer Register
Offset $=7 B, 7 A \quad \quad \mathbf{R} / \mathbf{W}$
Bit Description
12-0 This register specifies the Y coordinate of the Destination Map.
15-13 Reserved
Pixel Operations Register $\quad$ Offset $=7 \mathrm{~F}-7 \mathrm{C} \quad$ R/W
Bit Description
2-0 These bits specify the direction octant for PxBlt and Line Draw operations. Bits 2,1,0 Direction Octant for PxBlt

| 00 x | Start at top left corner of area, increasing right and down |
| :--- | :--- |
| 01 x | Start at bottom left corner of area, increasing right and up |
| 10 x | Start at top right corner of area, increasing left and down |
| 11 x | Start at bottom right corner of area, increasing left and up |
| $\frac{\text { Bits 2-0 }}{000} \quad$ | Direction Octant for Line Draw <br> Octant 0 <br> 111 |
|  | Octant 8 |

3 Reserved
5-4 Drawing Mode Register. These bits determine the attributes of Line Draw and Draw and Step operations.

| $\underline{\text { Bits } 5,4}$ | Drawing Mode |
| :--- | :--- |
| 00 | Draw all pixels |
| 01 | Draw first pixel null |
| 10 | Draw last pixel null |
| 11 | Draw area boundary |

7-6 Mask Pixel Map Control
$\frac{\text { Bits 7.6 }}{00} \quad \frac{\text { Mask Functions }}{\text { Mask Map Disabled }}$

Figure B


Px Blt Direction Code


Line Draw Octant Code

|  | 01 | Mask Map Boundary Enabled |
| :---: | :---: | :---: |
|  | 10 | Mask Map Enabled |
|  | 11 | Reserved |
| 11-8 | Reserved |  |
| 15-12 | Pattern Pixe | Map Control |
|  | Bits 15-12 | Pattern Map Control |
|  | 0000 | Reserved. |
|  | 0001 | Use Pixel Map A for Pattern Map |
|  | 0010 | Use Pixel Map B for Pattern Map |
|  | 0011 | Use Pixel Map C for Pattern Map |
|  | 01xx | Reserved |
|  | 1000 | Use Foreground ROP |
|  | 1001 | Generate Pattern from Source |
|  | 1010 | Reserved |
|  | 1111 | Reserved |
| 19-16 | Destination | xel Map Control. |
|  | Bits 19-16 | Destination Map Control |
|  | 0000 | Reserved |
|  | 0001 | Use Pixel Map A for Destination Map |
|  | 0010 | Use Pixel Map B for Destination Map |
|  | 0011 | Use Pixel Map C for Destination Map |
|  | 0100 | Reserved |
|  | 1111 | Reserved |
| 23-20 | Source Pixe | Map Control |
|  | Bits 23-20 | Source Map Control |
|  | 0000 | Reserved |
|  | 0001 | Use Pixel Map A for Source Map |



## CHAPTER 8: VGA REGISTERS

### 8.1 VGARegister Summary

## General Registers

| Register Description | R/W | Port | Index | Bits | Block |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Miscellaneous Output Register | R/W | $3 \mathrm{CC} / 3 \mathrm{C} 2$ | - | 7 | BI |
| Input Status Register 0 | RO | 3 C 2 | - | 2 | BI |
| Input Status Register 1 | RO | $3 ? \mathrm{~A}$ | - | 4 | BI |
| Feature Control Register | $\mathrm{R} / \mathrm{W}$ | $3 \mathrm{CA} / 3 ? \mathrm{~A}$ | - | 1 | BI |

Note: ? = B for monochrome, ? = D for color

## Sequencer Registers

| Register Description | R/W | Port | Index | Bits | Block |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Sequencer Address | R/W | $3 C 4$ | - | 3 | SEQ |
| Reset | R/W | $3 C 5$ | 0 | 2 | SEQ |
| Clocking Mode | R/W | $3 C 5$ | 1 | 5 | SEQ |
| Map Mask | R/W | $3 C 5$ | 2 | 4 | SEQ |
| Character Map Select | R/W | $3 C 5$ | 3 | 6 | SEQ |
| Memory Mode | R/W | $3 C 5$ | 4 | 3 | SEQ |

## CRT Controller Registers

| Register Description | R/W | Port | Index | Bits | Block |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CRT Controller Address | R/W | $3 ? 4$ | - | 6 | CRTC |
| Horizontal Total | R/W | 395 | 0 | 8 | CRTC |
| Horizontal Display Enable End | R/W | $3 ? 5$ | 1 | 8 | CRTC |
| Start Horizontal Blanking | R/W | $3 ? 5$ | 2 | 8 | CRTC |
| End Horizontal Blanking | R/W | 375 | 3 | 8 | CRTC |
| Start Horizontal Retrace Pulse | R/W | $3 ? 5$ | 4 | 8 | CRTC |
| End Horizontal Retrace | R/W | 375 | 5 | 8 | CRTC |
| Vertical Total | R/W | 375 | 6 | 8 | CRTC |
| Overflow | R/W | $3 ? 5$ | 7 | 8 | CRTC |
| Preset Row Scan | R/W | $3 ? 5$ | 8 | 7 | CRTC |
| Maximum Scan Line | R/W | $3 ? 5$ | 9 | 8 | CRTC |
| Cursor Start | R/W | $3 ? 5$ | A | 6 | CRTC |
| Cursor End | R/W | $3 ? 5$ | B | 7 | CRTC |
| Start Address High | R/W | $3 ? 5$ | C | 8 | CRTC |
| Start Address Low | R/W | $3 ? 5$ | D | 8 | CRTC |
| Cursor Location High | R/W | $3 ? 5$ | E | 8 | CRTC |
| Cursor Location Low | R/W | $3 ? 5$ | F | 8 | CRTC |
| Vertical Retrace Start | R/W | 375 | 10 | 8 | CRTC |
| Vertical Retrace End | R/W | $3 ? 5$ | 11 | 8 | CRTC |
| Vertical Display Enable End | R/W | $3 ? 5$ | 12 | 8 | CRTC |
| Offset | R/W | $3 ? 5$ | 13 | 8 | CRTC |
| Underline Location | R/W | 375 | 14 | 7 | CRTC |
| Start Vertical Blank | R/W | $3 ? 5$ | 15 | 8 | CRTC |
| End Vertical Blank | R/W | $3 ? 5$ | 16 | 8 | CRTC |
| CRTC Mode Control | R/W | $3 ? 5$ | 17 | 7 | CRTC |
| Line Compare | R/W | $3 ? 5$ | 18 | 8 | CRTC |

Note: ? = B for monochrome, ? = D for color

Graphics Controller Registers

| Register Description | R/W | Port | Index | Bits | Block |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Graphics Address | R/W | 3CE | - | 4 | GRF |
| Set/Reset | R/W | $3 C F$ | 0 | 4 | GRF |
| Enable Set/Reset | R/W | $3 C F$ | 1 | 4 | GRF |
| Color Compare | R/W | $3 C F$ | 2 | 4 | GRF |
| Data Rotate | R/W | $3 C F$ | 3 | 5 | GRF |
| Read Map Select | R/W | $3 C F$ | 4 | 2 | GRF |
| Graphics Mode | R/W | $3 C F$ | 5 | 6 | GRF |
| Miscellaneous | R/W | 3CF | 6 | 4 | GRF |
| Color Don't Care | R/W | 3CF | 7 | 4 | GRF |
| Bit Mask | R/W | 3CF | 8 | 8 | GRF |

Attribute Controller Registers

| Register Description | R/W | Port | Index | Bits | Block |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Attribute Address | R/W | 3 C 0 | - | 6 | ATR |
| Palette | R/W | $3 \mathrm{C} 1 / 3 \mathrm{C} 0$ | $00-0 \mathrm{~F}$ | $6 \times 16$ | ATR |
| Attribute Mode Control | R/W | $3 \mathrm{C} 1 / 3 \mathrm{C} 0$ | 10 | 7 | ATR |
| Overscan Color | R/W | $3 \mathrm{C} 1 / 3 \mathrm{C} 0$ | 11 | 8 | ATR |
| Color Plane Enable | R/W | $3 \mathrm{C} 1 / 3 \mathrm{C} 0$ | 12 | 6 | ATR |
| Horizontal Pel Panning | R/W | $3 \mathrm{C} 1 / 3 \mathrm{C} 0$ | 13 | 4 | ATR |
| Color Select | R/W | $3 \mathrm{Cl} / 3 \mathrm{C} 0$ | 14 | 4 | ATR |

## DAC Registers

| Register Description | R/W | Port | Index | Bits | Block |
| :--- | :---: | :---: | :---: | :---: | :---: |
| PEL Address (Write Mode) | R/W | 3 C 8 | - |  | BI |
| PEL Address (Read Mode) | WO | 3 C 7 | - |  | BI |
| DAC State | RO | 3 C 7 | - |  | BI |
| PEL Data | R/W | $3 C 9$ | - |  | BI |
| PEL Mask | R/W | 3 C 6 | - |  | BI |

### 8.2 General Purpose Registers

| $3 \mathrm{CC} / 3 \mathrm{C} 2 \mathrm{Mis}$ | ellaneous Output Register R/W |
| :---: | :---: |
| Bit | Description |
| 0 | Input/Output Address Select - This bit maps the CRTC I/O addresses for monochrome or color emulation. |
|  | $0=$ Monochrome emulation with CRTC addresses set to 3 Bx hex, Input Status 1 register set to 3BA hex. |
|  | $1=$ Color emulation with CRTC addresses set to 3Dx, Input Status 1 register set to 3DA hex. |
| 1 | Enable RAM |
|  | $0=$ Disable Display DRAM address decode from the system microprocessor <br> $1=$ Enable Display DRAM to the system microprocessor |
| 3,2 | Clock Select - These bits are the same as Bits $1-0$ of Clock Select Register. These bits represent the state of signals $\operatorname{CSEL}[1]$ and $\operatorname{CSEL}[0]$, respectively. |
| 4 | Reserved |
| 5 | Page Bit For Odd/Even - Selects between two pages of memory when in the odd or even modes. $0=$ Low 64 Kbyte page of memory |
|  | $1=$ High 64 Kbyte page of memory |
| 6 | Horizontal Sync Polarity |
|  | $0=$ Positive Vertical Retrace |
|  | $1=$ Negative Vertical Retrace |
| 7 | Vertical Sync Polarity |
|  | $0=$ Positive Vertical Retrace |
|  | 1 = Negative Vertical Retrace |

Bits 7 ar 6 are used to select the vertical size of the monitor as follows:

| .ts 7.6 | Vertical Size |
| :---: | :---: |
| 00 | Reserved |
| 01 | 400 lines |
| 10 | 350 lines |
| 11 | 480 lines |

3C2 Input Status Register 0
RO

## Bit Description

3-0 Reserved
4 Switch Sense Bit - Reports the status of one of the four switches selected via the clock select of the Miscellaneous Output register. This bit allows the power-on initialization to determine if a monochrome or color monitor is connected to the system.
$0=$ Selected sense switch is off or 0
$1=$ Selected sense switch is on or 1
6,5 Reserved
7 CRT Interrupt
$0=$ Vertical retrace interrupt is pending
$1=$ Vertical retrace interrupt is cleared
3?A Input Status Register 1

## R

Bit Description
$0 \quad$ Display Enable - Monitors the status of the display. To avoid glitches on the display, some programs use this bit to restrict screen updates to de-activate display intervals. The VGA has been designed to eliminate this software requirement, so display screen updates may be made at any time.
$0=$ The display of video data is enabled
$1=$ The display is in horizontal or vertical retrace mode
2,1 Reserved
3 Vertical Retrace
$0=$ Video information is being displayed
$1=$ A vertical retrace interval is in progress
5,4 Diagnostic Usage - Reports the status of two of the eight VGA attribute controller outputs. The values set into the Video Status MUX field of the Color Plane Enable Register determine which colors are input to these two diagnostic bits.
Bits 5.4 Pixel Data
$00 \quad \mathrm{P} 2, \mathrm{P} 0$
$01 \quad$ P5, P4
$10 \quad$ P3, P1
$11 \quad$ P7, P6
7,6 Reserved
3CA/3?A Feature Control Register
$\mathbf{R} / \mathbf{W}$
Bit Description
2-0 Reserved
3 Vertical Sync Select
$0=$ This bit should always be set to 0 to enable normal vertical sync output to the monitor.
$1=$ The vertical sync output is the logical OR of vertical sync and vertical display enable.
7-4 Reserved

### 8.3 Sequencer Registers

$$
\begin{array}{ll}
\text { 3C4 } & \begin{array}{l}
\text { Sequencer Address Register } \\
\text { Bit }
\end{array} \\
\begin{array}{ll}
\text { Description }
\end{array} \\
& \begin{array}{l}
\text { Sequencer Address Bits - A binary value pointing to the register where data is to be read from } \\
\text { or written to. }
\end{array} \\
7-3 & \text { Reserved }
\end{array}
$$

3C5 Reset Register
Index=0 R/W
Bit Description
$0 \quad$ Asynchronous Reset
$0=$ Asynchronous clear and halt the Sequencer. This may cause data loss in the DRAMs.
$1=$ Bits 1 and 0 must both be 1's to allow the Sequencer to operate.
1 Synchronous Reset - This bit should be set to 0 before changing Bit 0 or Bit 3 of the Clocking Mode register or Bit 2 or Bit 3 of the Miscellaneous Output register, or all bits of Register 3DF, Index D.
$0=$ Synchronous clear and halt the Sequencer
$1=$ Bits 1 and 0 must both be 1's to allow the Sequencer to operate.

## 7-2 Reserved

Default: Oh

3C5 Clocking Mode Register
Index=1
R/W
Bit Description
$0 \quad 8 / 9$ Dot Clocks - The nine dot mode is for Alphanumeric modes only. The ninth dot equals the eighth dot for ASCI codes C0 though DF hex. Also, see the Line Graphics Character Code bit in the Attribute Mode Control register section.
$0=$ Directs the sequencer to generate nine dot wide character clocks
$1=$ Generate eight dot wide character clocks
1 Reserved
2 Shift Load
$0=$ If Bit 4 is set to 0 , also, the video serializers are reloaded every character clock.
$1=$ The video serializers are reloaded every other character clock. this mode is useful when 16 bits are fetched per cycle and chained together in the shift load registers.
3 Dot Clock divided by two
$0=$ Select the dot clock to be the same frequency as the master clock
$1=$ The master clock will be divided by two to generate the dot clock. This is used for 320 and 360 horizontal PEL modes.
4 Shift 4
$0=$ The video serializers are reloaded every character clock
$1=$ The serializers are loaded every fourth character clock. This is useful when 32 bits are
fetched per cycle and chained together in the shift registers.
5 Screen Off - This bit is used for fast full-screen updates.
$0=$ Normal screen operation
$1=$ Turns off the video screen and assigns the maximum memory bandwidth to the system CPU

## 7,6 Reserved

Default: 0h
3C5 Map Mask Register
Index=2
$\mathbf{R} / \mathbf{W}$
Bit Description
3-0 Map Mask for planes 3-0, respectively. Bit 0 is mask memory Plane 0, Bit 1 is mask memory
Plane 1, etc. For odd/even modes, maps 0 and 1 , and maps 2 and 3 should have the same map mask value. When Chain 4 mode is selected, all maps should be enabled. This is a read-modifywrite operation.
$0=$ Disable memory write to the corresponding map
$1=$ Enables the system to wre to the corresponding map. If all four bits are set to one, the system CPU can perform a 32-bit operation with only one memory cycle.
7-4 Reserved

Character Map Select Register
Index=3

## R/W

Bit Description
1,0 Character Map Select B - Selects the portion of Map 2 used to generate Alpha characters with Bit 4 as the high bit when attribute Bit 3 is 0 .

| Bit 4,1,0 | Map | Table Location | First Character |
| :---: | :---: | :---: | :---: |
| 000 | 0 | 1st 8 k of Map 2 | Offset Address |
| 001 | 1 | 3rd 8 k of Map 2 | 0 K |
| 010 | 2 | 5th 8 of Map 2 | 16 K |
| 011 | 3 | 7th 8 k of Map 2 | 32 K |
| 100 | 4 | 2nd 8 of Map 2 | 48 K |
| 101 | 5 | 4th 8 k of Map 2 | 84 K |
| 110 | 6 | 6th 8 of Map 2 | 24 K |
| 111 | 7 | 8th 8 k of Map 2 | 40 K |
|  |  |  | 56 K |

3,2 Character Map Select A - Selects the portion of Map 2 used to generate Alpha characters with Bit 5 as the high bit when attribute Bit 3 is 1 .

| Bit 5.3.2 | Map | Table Location | First Character |
| :---: | :---: | :---: | :---: |
|  |  |  | Offset Address |
| 000 | 0 | 1st 8 k of Map 2 | 0 K |
| 001 | 1 | 3 d 8 k of Map 2 | 16 K |
| 010 | 2 | 5 th 8 k of Map 2 | 32 K |
| 011 | 3 | 7th 8 k of Map 2 | 48 K |
| 100 | 4 | 2 nd 8 k of Map 2 | 8 K |
| 101 | 5 | 4th 8 k of Map 2 | 24 K |
| 110 | 6 | 6th 8 k of Map 2 | 40 K |
| 111 | 7 | 8th 8 k of Map 2 | 56 K |

4 Character Map Select High Bit B
5 Character Map Select high Bit A
7,6 Reserved
Default: 0h
Bit 3 of the attribute byte normally controls the ON/OFF of the foreground intensity in text modes. This bit may be redefined as a switch between character sets. For this feature to be enabled, the following must be true:

1) The setting value of Character Map Select $A$ does not equal the value of Character Map Select B.
2) The Memory Mode register Bit 1, must be equal to 1 .
3) If either of these are not true, the first 16 K of Map 2 is used.


### 8.4 CRT Controller Regisuers

CRT Controller registers resides at either 3B4/5 for Monochrome emulation modes or 3D4/5 for Color emulation modes depending on Bit 0 of the Miscellaneous Output register at address 3 C 2 hex.

## CRT Controller Address Register

 R/WBit Description
4-0 CRT Controller Address Bits - A binary value programmed in these bits selects one of the CRT Controller registers where data is to accessed.
5 Test Bit - Must remain 0
7,6 Reserved

## 325 Horizontal Total Register

Index=0
R/W
Bit Description
7-0 Horizontal Total - This register defines the total number of characters in the horizontal scan interval including the retrace time. This value directly controls the period of the horizontal retrace output signal. Character clock inputs to the CRT controller and are counted by an internal horizontal character counter. This value is compared with the horizontal character values to provide horizontal timings. All horizontal and vertical timings are based uper the horizontal register. The value programmed is five less than the desired value.

Bit Description
7-0 Horizontal Display Enable End - The total number of displayed characters minus one. - s register defines the length of the horizontal display enable signal. It determines the number of displayed characters per horizontal line.

325 \begin{tabular}{l}
Start Horizontal Blanking Register <br>
Bit <br>
$7-0$

 

Description <br>
Start Horizontal Blanking - Determines when to start the internal horizontal blanking output <br>
signal. When the internal character counter reaches this value, the horizontal blanking signal <br>
becomes active.
\end{tabular}

## R/W

## Bit Description

4-0 End Horizontal Blanking - The horizontal blanking signal width is determined as follows: Value of Start Blanking register + width of blanking signal in character clock units $=6$-bit result to be programmed into the End Horizontal blanking register. Bit 5 is located in the End Horizontal Retrace register. If these six bits equal the six least significant bits of the horizontal character counter, the horizontal blanking signal becomes inactive.
6,5 Display Enable Skew Control - These two bits indicate the magnitude of display enable skew as shown below:

| Bits 6.5 | Skew (in character clocks) |
| :---: | :---: |
|  | 0 |
| 01 | 1 |
| 10 | 2 |
| 11 | 3 |

7 Test Bit - Must be set to 1
3 Start Horizontal Retrace Pulse Register $\quad$ Index=4 W
Bit Description
7-0 Start Horizontal Retrace Pulse - This register is used to center the screen horizontally and to specify the character position at which the Horizontal Retrace Pulse becomes active. The value in this register is a binary count of the character position at which the signal becomes active.

End Horizontal Retrace Register
Index=5
R/W
Bit Description
4-0 End horizontal Retrace - The value programmed here is compared to the five least-significant bits of the horizontal character counter. When they are equal, the horizontal retrace signal becomes inactive (logical 0 ). To calculate the width of the retrace signal use the following algorithm: Value of Start Horizontal Retrace register + width of Horizontal Retrace signal in character clock units $=5$-bit result to be programmed into the End Horizontal Retrace register.
6,5 Horizontal Retrace Delay - These bits control the skew of the Horizontal Retrace signal as follows:

| Bit 6,5 | Skew (in character clocks) |
| :---: | :---: |
| 00 | 0 |
| 01 | 1 |
| 10 | 2 |
| 11 | 3 |

7 End Horizontal Blanking, Bit 5 - The first four bits are located in the End Horizontal Blanking register (index 03 hex).

3?5 Vertical Total Register

## Index=6

R/W
Bit Description
7-0 Vertical Total - This is the low-order eight bits of a 10 -bit register that represents the number of horizontal raster scans on the CRT screen, minus two, including vertical retrace. This value determines the period of the vertical retrace signal. Bits 8 and 9 of the Vertical Total are located in the CRT Controller Overflow Register 07, hex Bit 0 and 5, respectively.

## Preset Row Scan Register

Index=8
R/W
Bit Description
4-0 Preset Row Scan (PEL Scrolling) - These hits specify the starting row scan count after a vertical retrace. The row scan counter increments cach horizontal retrace time until a maximum row scan occurs. At maximum row scan compare time, the scan is cleared (not prese
6,5 Byte Panning Control - This field controls byte panning in modes programmed .a multiple shift modes, which is required for PEL-panning operations. The Horizontal PEL Panning register in the Attribute Controller provides panning of up to eight individual PEL-panning operations. In single byte shift modes, the CRT Controller start address is incremented and attribute panning is reset to the next higher PEL. In multiple shift modes, the byte pan bits are used as extensions to the attribute PEL Panning register. Together, these bits allow up to three characters to be panned.
7 Reserved

3?5 Maximum Scan Line Register
Index $=9$
R/W
Bit Description
4-0 Maximum Scan Line - These bits specify the number of scan lines per character row. The number to be programmed is the maximum row number minus one.
5 Start Vertical Blank - Bit 9 of the Start Vertical Blank register (index 15 hex).
6 Line Compare - Bit 9 of the Line Compare register (index 18 hex).
7200 to 400 Line Conversion -
$0=$ The clock to the row scan counter is equal to the horizontal scan rate. Line doubling is disabled.
$1=$ The clock in the row scan counter is divided by two. This allows the older 200 -line modes to be displayed as 400 lines on the display. This is referred to as line doubling.

Cursor Start Register
Index=A
R/W
Bit Description
4-0 Cursor Start - This field specifies the row scan line of a character line where the zor is to begin. The number programmed is one less than the starting cursor row scan. If. Jursor Start register is programmed with a value greater than the cursor End reficter, no cursor is generated.
5 Cursor Off
$0=$ Turns on the cursor
$1=$ Turns off the cursor
7,6 Reserved

325 Cursor End Register
Index=B
R/W
Bit Description
4-0 Cursor End - This field specifies the row scan of a character line where the cursor is to end.
6,5 Cursor Skew - These bits control the skew of the cursor signal. Cursor skew delays the cursor by the selected number of clocks.

| Bits 6.5 | Skew (in character clocks) |
| :---: | :---: |
|  | 0 |
| 01 | 1 |
| 10 | 2 |
| 11 | 3 |
| Reserved |  |

375 Start Address High Register
Index=C
R/W
Bit Description
7-0 Start Address High - This register contains the eight high-order bits of the start address. The 16-bit value, from the high-order and low-order Start Address registers, is the first address after the vertical retrace on screen refresh.

3?5 Start Address Low Register
Index=D
R/W
Bit Description
7-0 Start Address Low - This register contains the eight low-order bits of the start address.

## Cursor Location High Register

Index=E
R/W
Bit Description
7-0 Cursor High - This register contains the eight high-order bits of the cursor location.
Cursor Location Low Register
Index=F
R/W
Bit Description
7-0 Cursor Low - This register contains the eight low-order bits of the cursor location.
395 Vertical Retrace Start Register $\quad$ Index=10 $/ \mathbf{W}$
Bit Description
7-0 Vertical Retrace Start -This register contains the eight low-order bits of the Vertical Retrace Start position, programmed in horizontal scan lines. Bit 8 and 9 are in the CRTC Overflow register (index 07 hex).

Vertical Retrace End Register
Index=11
R/W

## Bit Description

3-0 Vertical Retrace End -This field determines the horizontal scan count value when the vertical retrace output signal becomes inactive. This register is programmed in units of horizontal scan lines. To obtain a vertical retrace signal of width W , use the following algorithm: Value of Start Vertical Retrace register + width of vertical retrace signal in horizontal scan units $=4$-bit result to be programmed into the End Horizontal Retrace register.
4 Clear Vertical Interrupt
$0=$ Clears the vertical retrace interrupt flip-flop
$1=$ No effect
5 Enable Vertical Interrupt
$0=$ Enables a vertical retrace interrupt (on IRQ2). This interrupt level may be shared so the Input Status register 0, Bit 7 should be checked to find out is the VGA caused the interrupt to occur.
$1=$ Disable the vertical retrace interrupt
6 Select five Refresh Cycles
$0=$ Selects three refresh cycles. The BIOS sets this bit to 0 during a mode set, a reset, or power on.
$1=$ Selects five refresh cycles per horizontal line. This allow the use of the VGA chip with slow sweep rate displays ( 15.75 kHz ).
$7 \quad$ Protect CRT Registers 0-7
$0=$ Enables writing to CRTC registers $0-7$
$1=$ Disables writing to CRTC registers 0-7. The line compare Bit 4 in Register 07 hex is not protected.

Vertical Display Enable End Register
Index=12
R/W

## Bit Description

7-0 Vertical Display Enable End - This register contains the eight low-order bits of a 10 -bit register that defines the Vertical Display Enable End position. Bits 8 and 9 are located in the CRT Controller Overflow register 07 hex, Bits 1 and 6, respectively.

Index=13
R/W
Bit Description
7-0 Offset - This register specifies the logical line width of the screen. The starting memory address for the next character row is computed by the current byte start address + (Offset register contents $x N$, where $N=2$ for byte addressing and $N=4$ for word addressing.

375 Underline Location Register
Index=14
$\mathbf{R} / \mathbf{W}$
Bit Description
4-0 Underline Location - Thic reld specifies the horizontal row scan of a character row on which an underline occurs. The vai... programmed is one less than the scan line number desired.
5 Count By 4
$0=$ Normal clocking
$1=$ The memory address counter is clocked with the character clock divided by four
6 Doubleword Mode
$0=$ Normal word addressing mode
1 = Memory addresses are doubleword addresses
7 Reserved

3 35 Start Vertical Blanking Register
Index=15
R/W
Bit Description
7-0 Start Vertical Blanking - This register contains the eight low-order bits of a 10-bit register. Bit 8 is in the CRTC Overflow register (index 07 hex). Bit 9 is in the Maximum Scan Line register (index 09 hex).

End Vertical Blanking Register
Index=16
R/W
Bit Description
7-0 End Vertical Blanking - This register specifies the horizontal scan count value when the Vertical Blank output signal becomes inactive. It is programmed in units of horizontal scan lines. To obtain the Vertical Blank signal of width W , use the following algorithm: Value of Start Vertical Blanking register minus $1+$ width of Vertical Blank signal in horizontal scan units $=8$-bit result to be programmed into the End Vertical Blanking register.

CRTC Mode Control Register
Index=17
R/W
Bit Description
0 Compatibility Mode Support, used for CGA compatability
$0=$ Row scan address Bit 0 is substituted for memory address Bit 13 during active display time.
$1=$ Enables memory address Bit 13 to appear on the memory address output Bit 13 of the CRT controller.
1 Select Row Scan Counter, used for Hercules monochrome adapter compatability
$0=$ Selects row scan counter Bit 1 for CRT memory address Bit MA14
$1=$ Selects MA14 counter bit for CRT memory address Bit MA14
2 Horizontal Retrace Select
$0=$ Selects normal horizontal retrace as the clock that controls the vertical timing counter.
$1=$ Selects horizontal retrace divided by two as the clock that controls the vertical timing counter. Therefore, the vertical resolution is doubled to 2048 horizontal scan lines.
3 Count By Two
$0=$ The memory address counter is clocked with the character clock input
$1=$ Clocks the memory address counter with the character clock input divided by two
4 Reserved
5 Address Wrap - Selects memory address counter Bit MA13 or Bit MA15, and it appears on the MA0 output pin in the word address mode. If the VGA is not in word address mode, MA0 counter output appears on the MA0 output pin.
$0=$ Selects MA13. This is selected in applications where only 64 K memory is present.
$1=$ Selects MA15. This should be selected in odd/even mode since 256 K of video memory is installed on the system board.
6 Word Mode or Byte Mode - Bit 6 of the End Vertical Blanking register in the CRT Controller also controls the addressing. When it is set to 0 , Bit 6 of this register has control. When it is set to 1 , the addressing is forced to be shifted by two bits.
$0=$ The word mode shifts all memory address counter bits down one bit, and the most-significant bit of the counter appears on the least-significant bit of the memory address outputs.
$1=$ Selects the byte address mode
$7 \quad$ Hardware Reset
$0=$ Forces horizontal and vertical retrace to clear
$1=$ Forces horizontal and vertical retrace to be enabled
Line Compare Register
Index=18
R/W
Bit Description
7-0 Line Compare - This register is the eight low-order bits of the compare target. When the vertical counter reaches this value, the internal start of the line counter is cleared. Because of this, an area of the screen is not affected by scrolling. Bit 8 is located in the Overflow register 07 hex. Bit 9 is located in the Maximum Scan Line register 09 hex.

### 8.5 Graphics Controller Registers



## Graphics Mode Register

Index $=5$
R/W

## Bit Description

1,0 Write Mode - The logic function specified by the Function Select register is applied to data being written to memory following modes 0,2 , and 3 below. The bit functions are defined as follows:
Bits 1.0 Function
Each memory map is written with the system CPU data rotated by the number of counts in the Rotate register, unless Set/Reset is enabled for the map. Maps for which Set/Reset is enabled are written with 8 -bits of the value contained in the Set/Reset register for that map.
01 Each memory map is written with the contents of the system CPU latches. These latches are loaded by a system CPU Read operation.
$10 \quad$ Memory map $n(0-3)$ is filled with 8 -bits of the value of data bit $n$.
11 Each map is written with 8-bits of the value contained in the Set/Reset register for that map (Enable Set/Reset register has no effect). Rotated system CPU data is ANDed with the Bit Mask register data to form an 8 -bit value that performs the same function as the Bit Mask register does in Write modes 0 and 2.
5 Shift Register - A logical 1 instructs the Shift registers in the graphics section to format the serial data stream with even-numbered bits from both maps on the even-numbered maps and odd-numbered bits from both maps on the odd maps. This bit is used for modes 4 and 5 .
6256 Color Mode
$0=$ Allows Bit 5 to control the loading of the Shift registers.
1 = Causes the Shift register to be loaded in a manner that supports the 256 -color mode.
7 Reserved

3,2 Memory Map - This field controls the mapping of the regenerative buffer into the system CPU address space. The bits are defined as follows:

| Bits 3.2 |  |
| :---: | :--- |
| 00 | Function |
| 01 | Hex A0000 for 28 K bytes |
| 10 | Hex A0000 for 64 K bytes |
| 11 | Hex B0000 for 32 K bytes |
| Reserved |  |

4-7 Reserved

3CF Color Don't Care Register

## Index=7

R/W
Bit Description
0 Map 0
$0=$ Don't participate in the color compare cycle
$1=$ Participate in the color compare cycle
1 Map 1
$0=$ Don't participate in the color compare cycle
$1=$ Participate in the color compare cycle
2 Map 2
$0=$ Don't participate in the color compare cycle
$1=$ Participate in the color compare cycle
$3 \quad \mathrm{M} \geq \mathrm{r}^{2}$
$0=$ Yon't participate in the color compare cycle
$1=$ Participate in the color compare cycle
7-4 Reserved

3CF Bit Mask Register

## Index=8

R/W
Bit Description
7-0 Bit Mask - Bit mask applies to write modes 0 and 2. To preserve bits using the bit mask, data must be latched internally by reading the location. When data is written to preserve the bits, the most current data latched is written in those positions. The Bit Mask applies to all maps simultaneously.
$0=$ Any bit set to 0 causes the corresponding bit n in each map to be immune to change, pro-
vided that the location being written was the last location read by the system CPU.
$1=$ Bits set to 1 allows unimpeded writes to the corresponding bits in the maps.

### 8.6 Attribute Controller Registers



## 3C1/3C0 Overscan Color Register

Index=11
R/W
Bit Description
7-0 Overscan Color- This register determines the overscan (border) color displayed on the CRT screen. This border is a band of color around the perimeter of the display area. Its width is defined by the time when display enable and blank are both inactive and is not supported in the 40 -column text modes or the 320 -PEL graphics modes, except for mode 13 hex.

3C1/3C0 Color Plane Enable Register
Index=12
R/W
Bit Description
3-0 Enable Color Plane - Setting any of these bits to 1, enables the respective display memcry color plane.
5,4 Video Status MUX - Selects two of the eight color outputs to be available on the status port. The combinations available and the color output wiring are shown below:

Color Plane Register
Input Status Register 1
Bits 5.4
00
01
10
11

Bits 5.4
P2, P0
P5, P4
P3, P1
P7, P6

6,7 Reserved
3C1/3C0 Horizontal PEL Panning Register
Index=13
R/W
Bit Description
3-0 Horizontal PEL Panning - This register selects the number of picture elements (PELs) to shift the video data horizontally to the left. PEL panning is available in both graphics and text modes. In monochrome emulation text modes and modes $0+, 1+, 2+, 3+$, the image can be shifted a maximum of eight PELs. Mode 13 allows a maximum shift of three PELs. All other modes, the image can be shifted a maximum of seven PELs. The sequence for shifting the image is as follows.
PEL Panning Number of PELs Shifted to the left

| Register Value | $\underline{0+}, 1+2+.3+.7,7+$ | All Other modes | Mode 13 |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 |
| 1 | 2 | 1 | - |
| 2 | 3 | 2 | 1 |
| 3 | 4 | 3 | - |
| 4 | 5 | 4 | 2 |
| 5 | 6 | 5 | - |
| 6 | 7 | 6 | 3 |
| 7 | 8 | 7 | - |
| 8 | 0 | - |  |
| Reserved |  |  |  |
| Select Register |  | Index=14 | R/W |
| Description |  |  |  |
| S_color 4,5-These two bits can be used in place of bits P4 and P5 from the Attribute Palette registers to form the 8 -bit digital color value sent off-chip. This feature is used to rapidly switch between sets of colors in the video DAC. |  |  |  |
| S_color 6,7-These two bits are the two high-order bits of the 8-bit digital color value sent offchip in all modes but the 356 color graphics. In the 256 -color graphics, the 8 -bit attribute stored in video memory becomes the 8 -bit digital color value set off-chip to the video DAC. These bits are also used to rapidly switch between sets of colors in the video DAC. <br> Reserved |  |  |  |

7-4 Reserved

### 8.7 DAC Registers

The following registers are external registers in the video DAC, the VGA controller only generates DACRDn/ DACWRn and routes the data to the video DAC.

| 3C6 | PEL Mask | R/W |
| :--- | :--- | :--- |
| 3C7 | DAC State Register | RO |
| 3C7 | PEL Address (Read Mode) | WO |
| 3C8 | PEL Address (Write Mode) | R/W |
| 3C9 | PEL Data Register | R/W |

## CHAPTER 9: ELECTRICAL DATA

### 9.1 Maximum Ratings

Ambient Operating Temperature:
Storage Temperature:
Supply Voltage to Ground Potential:
Applied Input Voltage:
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-0.5 V to +7.0 V
-0.5 V to +7.0 V

Stresses above those listed may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in this data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 9.2 DC Specifications

$\mathrm{TA}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V}+/-5 \%, \mathrm{VSS}=0 \mathrm{~V}$

| Symbol | Parameter | Min | Max | Unit | Condition | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voh | Output High Voltage | 2.4 |  | V | $\mathrm{Ioh}=400 \mathrm{uA}$ |  |
| Vol | Output Low Voltage |  | 0.4 | V | $\mathrm{Iol}=24 \mathrm{~mA}$ | 1,2 |
| Vol | Output Low Voltage |  | 0.4 | V | $\mathrm{Iol}=8 \mathrm{~mA}$ | 3 |
| Vol | Output Low Voltage |  | 0.4 | V | $\mathrm{Iol}=4 \mathrm{~mA}$ | 4 |
| Vol | Output Low Voltage |  | 0.4 | V | $\mathrm{Iol}=2 \mathrm{~mA}$ | 5 |
| Vih | Input High Voltage | 2 | VCC +0.5 | V | TTL | 6 |
| Vil | Input Low Voltage | -0.5 | 0.8 | V | TTL | 6 |
| Vis | Schmitt Input Voltage | 2.4 | VCC+0.5 | V | Schmitt | 6 |
| Vic | CMOS Input Voltage | 3.8 | $\mathrm{VCC}+0.5$ | V | CMOS | 6 |
| ILI | Input Leakage Current | -10 | 10 | uA |  |  |
| OLI | Output Leakage Current | -10 | 10 | uA |  |  |
| ICC | Operating Supply Current typical normal operation typical power down | $\begin{gathered} 180 \\ 80 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |  |  |
| Cl | Input Capacitance |  | 8 | pF |  |  |
| CO | Output Capacitance |  | 8 | pF |  |  |
| CIO | y/O Capacitance |  | 8 | pF |  |  |

## Chapter 9

Notes: Other than ISA bus interface and Monitor interface, there is no DC requirements on the outputs. The other interfaces only have AC requirements.

1. Output Current (Iol) Capabilities:

24mA: SD[15:0],CINTn, M16, ZEROWSn, IO16n, IOCHRDY, (all the ISA output pins).
2. Open Drain Outputs:

24mA: IOCHRDY, CINTn, IO16n, M16n, ZEROWSn (ISA)
3. 8mA: HSYNC, VSYNC, RASLn, CASLn/WELn, MA[7:0], CASHIn/WEHIn/MA[8], RASHn/MA[9], PCLK, P[15:0], PAR, REQn, SD[31:16], LBSELn, C/BE[3:0],FRAMEn, IRDYn, TRDYn, DEVSELn, STOPn, LOCKn
4. $4 \mathrm{~mA}: ~ P[23: 16]$, SRCK, SRD, WEAn/CASAn, WEBn/CASBn, WECn/CASCn, WEDn/CASDn, WEEn/ CASEn, WEFn/CASFn, WEGn/CASGn, WEHn/CASHn,BLANKn
5. 2mA: CSEL[3]/EEPCS, CSEL[2]/EEPSK, CSEL[1]/EEPWD, CSEL[0]/EEPRD, ROMENLn, VDVALID, MDMXn, ARDn, AWRn, BD[7:0], DACWRn, DACRDn, ARS[3:0], MD[63:0]
6. Input Structures:

TTL: All inputs
TTL w/pull-ups: ESYNC, EPDATA, EPCLK

This page is intentionally left blank

### 9.3 AC Specifications

All AC Timing Diagrams are strictly to show relative timing from one signal to the next. These diagrams are not necessarily logically correct or complete. For better understanding of logical cycles for ISA, VL and PCI bus, please refer to the respective specifications.

The AC values in here are preliminary design values.

### 9.3.1 ISA Bus Timing

ISA Memory Read/Write Timing

| No | Symbol | Parameter | Min <br> (ns) | $\underset{\text { (ns) }}{\text { Max }}$ | $\underset{(\mathbf{p F})}{\mathbf{L o a d}^{2}}$ | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ${ }^{\text {t }}$ BCLK | ISA Bus Clock Period | 80 |  |  | 1 |
| 11 | tALE | ALE Active to Inactive | 40 |  |  |  |
| 1042 | tLAS | LA[23:17] Setup to Falling Edge of ALE | 15 |  |  |  |
| ISA3 | LLAH | LA[23:17] Hold from Falling Edge of ALE | 10 |  |  |  |
| ISA4 | tM16 | M16n Active from Valid LA[23:17] |  | 40 | 200 |  |
| ISA5 | tASMC | SA[16:0] \& BHEn Setup to Memory Command Active | 20 |  |  |  |
| ISA6 | tAHMC | SA[16:0] \& BHEn Hold to Memory Command Inactive | 20 |  |  |  |
| ISA7 | tMCP | Memory Command Pulse Width | 80 |  |  |  |
| ISA8 | tows | ZEROWSn Delay from Command |  | 10 | 200 |  |
| ISA9 | tMRDY | IOCHRDY Inactive from Memory Command Active |  | 30 | 200 |  |
| 「"A10 | tDVMR | Read Data Valid from MRDn Active |  | 160 | 200 | 2 |
| ISA11 | tDVRDY | Read Data Valid from IOCHRDY Active |  | 50 | 200 |  |
| 1SA12 | tDHMR | Read Data Hold from MRDn Inactive | 0 |  | 200 |  |
| ISA13 | tDSMW | Write Data Setup to MRWn Active | -45 |  |  |  |
| ISA14 | tDHMW | Write Data Hold from MWRn Inactive | 15 |  |  |  |

## Notes:

1. This parameter is for reference only. It is intended to be the recommanded maximum bus speed. The design of this controller, however, is asynchronous to the BCLK, and therefore theoretically can run at any BCLK, as long as setup, hold and propagation delay timings meet all the above specifications.
2. tDVMR is valid for memory mapped I/O only, which is standard memory read cycle ( 1 wait state). Normal read access to graphics memory requires wait states, and only TDVRDY is of interest.


Figure 9.1- ISA Memory Read/Write Timing

Notes: ZEROWSn and IOCHRDY are mutually exclusive, only one signal can be active at a time. The drawing merely indicates the AC timing of the signals, but not the actual logical cycle timing.

## ISA ROM Read Timing

| No | Symbol | Parameter | Min <br> $(\mathbf{n s})$ | Max <br> $(\mathbf{n s})$ | Load <br> $(\mathbf{p F})$ | Notes <br> ISA1 |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| tALE | ALE Active to Inactive | 40 |  |  |  |  |
| ISA2 | LLAS | LA[23:17] Setup to Falling Edge of ALE | 15 |  |  |  |
| ISA3 | LLAH | LA[23:17] Hold from Falling Edge of ALE | 10 |  |  |  |
| ISA4 | tM16 | M16n Active from Valid LA[23:17] |  | 40 | 200 | 1 |
| ISA5 | tASMC | SA[16:0] \& BHEn Setup to Memory Command Active | 23 |  |  | 4 |
| ISA6 | tAHMC | SA[16:0] \& BHEn Hold from Memory Command <br> Inactive | 20 |  |  |  |
| ISA7 | tMCP | Memory Read Command Pulse Width | 80 |  |  | 3 |
| ISA15 | tRE | ROMENLn Active from MRDn Active |  | 40 | 50 | 1,4 |
|  | tROMA | ROM Data Valid from SA[14:0] |  | $148 / 448$ | 50 | $2,3,4$ |
|  | tROME | ROM Data Valid from MRDn | $125 / 425$ | 50 | 2,4 |  |
| ISA16 | tBDSD | BD[7:0] Valid to SD[15:0] Valid | 35 | 200 | 4 |  |
|  | $t 244 P$ | ROM Data Valid to SD[15:8] Valid through 244 <br> Buffer |  | 35 | 200 | $1,4,5$ |
| ISA10 | tDVMR | Read Data Valid from MRDn Active | 0 |  | 200 |  |
| ISA12 | tDHMR | Read Data Hold from MRDn Inactive | $160 / 460$ | 200 | $3,4,6$ |  |

Notes:

1. These parameters are relevant only for 16 -bit ROM ( 2 parts). For 8 -bit ROM, M16n is not generated, ROMENLn is a "don't care", and no additional buffer is required.
2. This specification is for reference only. This is the required ROM access timing. Depending on tASMC, tROMA or tROME can be used to select the correct ROM speed. In general, 120 ns ROM should be used for 8.33 MHz . Faster buses will require faster ROMs. See note 4 for more details.
3. $A / B$ where $A$ is for 16 -bit ROM, and $B$ i for 8 -bit ROM.
4. tDVMR is the specification that must be met. The calculation for $t D V M R$ is not straight forward. If tROMAtROME $>$ tASMC, then $\operatorname{tDVMR}=\mathrm{tROMA}$-tASMC+tBDSD for 8 -bit ROM, or for SD[7:0] of 16 -bit ROM, and, tDVMR $=$ tROMA-tASMC + t244 for SD[15:8] of 16-bit ROM. If tASMC $>$ tROMA-tROME, then tDVMR $=$ tROME + tBDSD for 8 -bit ROM, or for SD[7:0] of 16 -bit ROM, and, $\mathrm{tDVMR}=\mathrm{tROME}+\mathrm{t} 244$ for SD[15:8] of 16 -bit ROM.
5. This specification is for reference only. The general rule of thumb is that the speed of the 244 buffer should not be more than tBDSD. See note 4 for more details.
6. tDVMR as specified here is based on 8.33 MHz bus, this number is reduced for faster buses, but there is no standard for it.


Figure 9.2-ISA ROM Read Timing

## ISA General I/O Access Timing

| No | Symbol | Parameter | Min <br> $(\mathbf{n s})$ | Max <br> $(\mathbf{n s})$ | Load <br> $(\mathbf{p F})$ | Notes <br> ISA17 |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| tASIO | SA[15:0] \& BHEn Setup to I/O Command Active | 25 |  |  |  |  |
| ISA18 | tAHIO | SA[15:0] \& BHEn Hold from I/O Command Inactive | 25 |  |  |  |
| ISA19 | tIOCP | I/O Command Pulse Width | 115 |  |  |  |
| ISA20 | tIO16 | IO16n Active from Valid SA[15:0] |  | 60 | 200 |  |
| ISA21 | tDVIR | Read Data Valid from IORn Active |  | 70 | 200 |  |
| ISA22 | tDVRDY | Read Data Valid from IOCHRDY Active |  | 50 | 200 |  |
| ISA23 | tDHRR | Read Data Hold from IORn Inactive | 0 |  | 200 |  |
| ISA24 | tDIVW | Write Data Valid from IOWn Active | -55 |  |  |  |
| ISA25 | tDHW | Write Data Hold from IOWn Inactive | 15 |  |  |  |
| ISA26 | tIORDY | IOCHRDY Inactive from IO Command Active |  | 30 | 200 | 1 |

Notes:

1. IOCHRDY is normally not needed for I/O cycles. It is needed for special reset sequence and power saving modes only.


Figure 9.3-ISA General I/O Access Timing

## ISA DAC and Auxiliary I/O Timing

| No | Symbol | Parameter | Min <br> $(\mathbf{n s})$ | Max <br> $(\mathbf{n s})$ | Load <br> $(\mathbf{p F})$ | Notes <br> ISA17 |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| tASIO | SA[15:0] \& BHEn Setup to J/O Command Active | 25 |  |  |  |  |
| ISA18 | tAHIO | SA[15:0] \& BHEn Hold from I/O Command Active | 25 |  |  |  |
| ISA19 | tIOCP | J/O Command Pulse Width | 115 |  |  |  |
| ISA27 | tICDC | DAC Command Delay from I/O Command |  | 25 | 50 |  |
|  | tRLQV | DAC Data Valid from DACRDn |  | 395 | 50 | 1 |
|  | tDVIR8 | SD[15:0] Valid from IORDn for DAC or Auxiliary <br> Cycle |  | 460 | 200 | 2 |
| ISA23 | tDHIR | Read Data Hold from IORn Inactive | 0 |  | 200 |  |
| ISA24 | tDVIW | Write Data Valid from IOWn Active | -55 |  |  |  |
| ISA25 | tDHIW | Write Data Hold from IOWn Inactive | 15 |  |  |  |
| ISA28 | tDWP | DACWRn Pulse Width | 70 |  |  |  |
| ISA29 | tSDBD | SD[7:0] Valid to BD[7:0] Valid |  | 40 | 50 |  |
| ISA30 | tBDSD | BD[7:0] Valid to SD[15:0] Valid |  | 40 | 200 |  |
| ISA31 | tACSn | Auxiliary Chip Select Delay from SA[15:0] |  | 20 | 50 |  |

Notes.

1. Thus is for reference only. This specification belongs to the DAC I/O access time.
2. This is for reference only. This is the specification for 8-bit I/O ISA bus. The real data valid time for the DAC should be calculated as follows: $\operatorname{tDVIR}=\mathrm{IICDC}+\mathrm{tRLQV}+\mathrm{tBDSD}$.


Figure 9.4- ISA DAC \& Auxiliary I/O Timing

### 9.3.2 VL Bus Timing

## VL Bus Interface Timing

| No | Symbol | Parameter | Min <br> $(\mathbf{n s})$ | Max <br> $\mathbf{( n s )}$ | Load <br> $(\mathbf{p F})$ | Notes <br> VL1 tPRCKP |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| VL2 | Processor Clock Period | 20 |  |  |  |  |
| VL3 | tPRCKW | Processor Clock Pulse Width | i essor Clock Rise/Fall | 8 |  |  |
| VL4 | tSADS | ADS Setup Time |  | 2 |  |  |
| VL5 | tHADS | ADS Hold Time | 4 |  |  |  |
| VL6 | tSSA | Address Setup Time | 2 |  |  |  |
| VL7 | tHSA | Address Hold Time | 4 |  |  |  |
| VL8 | tSS | Status Setup Time | 2 |  |  |  |
| VL9 | tHS | Status Hold Time | 4 |  |  |  |
| VL10 | tLBSEL | LBSELn Valid from SA[31:2] \& Status |  |  |  |  |
| VL11 | tSRDY | SRDYn Delay Time | 20 | 25 |  |  |
| VL12 | tSSRDYI | SRDYI Setup Time | 5 |  |  |  |
| VL13 | tHSRDYI | SRDYI Hold Time | 2 |  |  |  |
| VL14 | tVRD | Read Data Delay Time | 3 | 14 | 125 |  |
| VL15 | tHRD | Read Data Hold Time |  | 2 | 125 |  |
| VL16 | tSWD | Write Data Setup Time | 4 |  |  |  |
| VL17 | tHWD | Write Data Hold Time | 2 |  |  |  |



Figure 9.5-VL Bus Interface Timing

## VL ROM Read Timing

| No | Symbol | Parameter | Min <br> (ns) | Max <br> (ns) | $\begin{gathered} \text { Load } \\ (\mathbf{p F}) \end{gathered}$ | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VL4 | tSADS | ADS Setup Time | 4 |  |  |  |
| VL5 | tHADS | ADS Hold Time | 2 |  |  |  |
| VL6 | tSSA | Address Setup Time | 4 |  |  |  |
| VL7 | tHSA | Address Hold Time | 2 |  |  |  |
| VL8 | tSS | Status Setup Time | 4 |  |  |  |
| VL9 | tHS | Status Hold Time | 2 |  |  |  |
| VL18 | tDOE | DOEn Delay from ISACMD |  | 25 | 50 |  |
| ISA5 | tASMC | SA[14:0] Setup to MRDn Active | 23 |  |  |  |
| ISA6 | tAHMC | SA[14:0] Hold from MRDn Inactive | 20 |  |  |  |
|  | $t D V M R$ | Read Data Valid from MRDn Active |  | 460 | 200 | 1,3 |
|  | tADSIC | ISA Command (MRDn) Active Delay from ADSn |  | ? |  | 1,2 |
|  | tROMA | ROM Data Valid from SA[14:0] |  | 448 | 50 | 1 |
|  | tROME | ROM Data Valid from MRDn Active |  | 425 | 50 | 1 |
|  | tROMO | ROM Data Float from MRDn Inactive | 0 |  | 50 | 1 |
|  | t10P | ISACMD Active from MRDn through LSIO |  | 35 | 50 | 1 |
|  | $t 245 P$ | ROM Data Valid to SD[7:0] Valid through 245 Buffer |  | 35 | 200 | 1 |
|  | t245E | DOEn Valid to SD[7:0] Valid through 245 Buffer |  | 35 | 200 | 1 |
|  | $t 2450$ | SD[7:0] Tristated from DOEn Inactive through 245 Buffer |  | 35 | 200 | 1 |

## Notes:

1. These parameters are for reference only.
2. This parameter is chipset dependent. A reasonable calculation for tADSMC should be as follows: $\mathrm{tADSMC}=(2 *+\mathrm{PRCKP})+(2 * \mathrm{BCLK})$.
3. This is the required specification for 8 -bit Memory on ISA bus. The actual timing can be calculated in two different ways. The worst of the 2 numbers should be used.
4. $\mathrm{tDVMR}=\mathrm{tROME}+\mathrm{t} 245 \mathrm{P}$, or
5. $\mathrm{tDVMR}=\mathrm{tROMA+t245P-tASMC}$.

PROCLK

SALOM, WRN



Figure 9.6-VL ROM Read Timing

## VL DAC I/O Read Timing

| No | Symbol | Parameter | Min <br> $(\mathbf{n s})$ | Max <br> $(\mathbf{n s})$ | Load <br> $(\mathbf{p F})$ | Notes <br> VL4 <br> tSADS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| VL5 | tHADS Setup Time | ADS Hold Time | 4 |  |  |  |
| VL6 | tSSA | Address Setup Time | 2 |  |  |  |
| VL7 | tHSA | Address Hold Time | 4 |  |  |  |
| VL8 | tSS | Status Setup Time | 2 |  |  |  |
| VL9 | tHS | Status Hold Time | 4 |  |  |  |
|  | t10P | ISACMD Active from IORn through LS10 | 2 |  |  |  |
| VL18 | tDOE | DOEn Delay from ISACMD | 35 | 50 | 1 |  |
| VL19 | tICDC | DAC Command Delay from ISACMD |  | 25 | 50 |  |
|  | tADSIC | ISA Command (IORn) Active Delay from ADSn |  | $?$ |  | 1,2 |
|  | tRLQV | DAC Data Valid from DACRDn |  | 395 | 50 | 1 |
|  | tDVIR8 | SD[15:0] Valid from IORDn for DAC Cycle |  | 460 | 200 | 1,3 |
|  | t245P | DAC Data Valid to SD[7:0] Valid through 245 Buffer |  | 40 | 200 | 1 |

## Notes:

1. These parameters are for reference only.
2. This parameter is chipset dependent. A reasonable calculation for tADSMC should be as follows: tADSMC $=(2 *$ PRRCKP $)+(2 * \mathrm{tBCLK})$.
3. This is the required specification for 8-bit Memory on ISA bus. The actual timing can be calculated as follows: tDVIR $8=t 10 \mathrm{P}+\mathrm{tICDC}+\mathrm{tRLQV}+\mathrm{t} 245 \mathrm{P}$.
4. Although this parameter is similar to the ISA27 parameter, it is essential to test this under VL configuration because the address decoding is from the VL bus.


Figure 9.7-VLDAC I/O Read Timing

## Chapter 9

## VL DAC I/O Write Timing

| No | Symbol | Parameter | Min <br> $(\mathbf{n s})$ | Max <br> $(\mathbf{n s})$ | Load <br> $(\mathbf{p F})$ | Notes <br> VL4 |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| tSADS | ADS Setup Time | 4 |  |  |  |  |
| VL5 | tHADS | ADS Hold Time | 2 |  |  |  |
| VL6 | tSSA | Address Setup Time | 4 |  |  |  |
| VL7 | tHSA | Address Hold Time | 2 |  |  |  |
| VL8 | tSS | Status Setup Time | 4 |  |  |  |
| VL9 | tHS | Status Hold Time | 2 |  |  |  |
|  | tIOP | ISACMD Active from IOWn through LSIO |  | 35 | 50 | 1 |
| VL18 | tDOE | DOEn Delay from ISACMD |  | 25 | 50 |  |
| VL19 | tICDC | DAC Command Delay from ISACMD | -55 |  |  |  |
| ISA24 | tDVIW | Write Data Valid from IOWn Active | 70 |  |  | 2 |
| ISA28 | tDWP | DACWRn Pulse Width |  | 35 | 50 | 1 |
|  | t245D | DACWRn Valid to BD[7:0] Valid through 245 Buffer <br> (DIR) |  | 35 | 50 | 1 |
|  | t245E | DOEn Valid to BD[7:0] Valid through 245 Buffer <br> (OEn) |  | 35 | 50 | 1 |
|  | t24SP | SD[7:0] Valid to BD[7:0] Valid through 245 Buffer <br> (A-B) |  |  |  |  |

Notes:

1. These parameters are for reference only.
2. Although this parameter is similar to the ISA27 parameter, it is essential to test this under VL configuration because the address decoding is from the VL bus.


Figure $9.8 \cdot$ VLDAC I/O Write Timing

### 9.3.3 PCI Bus Timing

## PCI Bus Clock Requirement

| No | Symbol | Parameter | Min <br> $(\mathbf{n s})$ | Max <br> $(\mathbf{n s})$ | Load <br> $(\mathbf{p F})$ | Notes |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| PCI1 | tPCKP | PCI Bus Clock Period | 30 |  |  |  |
| PCI2 | tPCKL | PCI Bus Clock Low Time | 12 |  |  |  |
| PCI3 | tPCKH | PCI Bus Clock High Time | 12 |  |  |  |



Figure 9.9-PCI Bus Clock Requirement

## PCI Bus Timing (Read Operation)

| No | Symbol | Parameter | Min <br> $(\mathbf{n s})$ | Max <br> $(\mathbf{n s})$ | Load <br> $(\mathbf{p F})$ | Notes |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| PCI4 | tSPCI | Input Setup Time to CLK | 7 |  |  |  |
| PCI5 | tHPCI | Input Hold Time to CLK | 0 |  |  |  |
| PCI6 | tPPCI | Ouput Propagation Delay from CLK | 2 | 11 | $0 / 50$ | 1 |



Figure 9.10-PCI Bus Timing (Read Operation)
Notes:

1. Minimum timing is when load $=0 \mathrm{pF}$, and maximum timing is when load $=50 \mathrm{pF}$.


Figure 9.11 - PCI Bus Timing (Write Operation)

ELK
些
REQN

GNTN


Figure 9.12 - PCI Bus Master Request Timing


Figure 9.13-PCI Bus Master Read/Write Timing

## PCI ROM Read Timing

| No | Symbol | Parameter | Min <br> $(\mathbf{n s})$ | Max <br> $(\mathbf{n s})$ | Load <br> $(\mathbf{p F})$ | Notes |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| PCI4 | tSPCI | Input Setup Time to CLK | 7 |  |  |  |
| PCI5 | tHPCI | Input Hold Time to CLK | 0 |  |  |  |
| PCI6 | tPPCI | Ouput Propagation Delay from CLK | 2 | 11 | $0 / 50$ | 1 |
| PCI7 | tROMEN | ROMENLn Delay from CLK |  | 25 | 50 |  |
|  | tROMA | ROM Data Valid from RA[14:0] (AD[30:16]) |  | 120 | 50 | 2 |
|  | tROME | ROM Data Valid from ROMENLn |  | 60 | 50 | 2 |
|  | tROMO | ROM Data Float from ROMENLn |  | 55 | 50 | 2 |

Notes:

1. Minimum timing is when load $=0 \mathrm{pF}$, and maximum timing is when load $=50 \mathrm{pF}$.

These parameters are for reference only. They can be used to choose the appropriate EPROM speed. These requirements are based on the bus clock being 33 MHz .


Figure 9.14-PCI ROM Read Timing

## PCI DAC \& Auxiliary I/O Timing

| No | Symbol | Parameter | Min <br> $(\mathbf{n s})$ | Max <br> $(\mathbf{n s})$ | Load <br> $(\mathbf{p F})$ | Notes <br> PCI4 |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| tSPCI | Input Setup Time to CLK | 7 |  |  |  |  |
| PCI5 | tHPCI | Input Hold Time to CLK | 0 |  |  |  |
| PCI6 | tPPCI | Ouput Propagation Delay from CLK | 2 | 11 | $0 / 50$ | 1 |
| PCI8 | tARS | ARS[3:0] Delay from CLK |  | 25 | 50 |  |
| PCI9 | tADC | Auxiliary or DAC Command Delay from CLK |  | 25 | 50 |  |
| PCI10 | tBDAD | BD[7:0] Valid to AD[31:0] Valid |  | 40 | 50 |  |
| PCI111 | tADBD | AD[31:0] Valid to BD[7:0] Valid |  | 40 | 50 |  |
| PCI12 | tHADC | BD[7:0] Valid Hold from DACWRn/AWRn Inactive | tPCIP |  | 50 |  |
|  | $t R L Q V$ | $B D[7: 0]$ Valid from ARDn or DACRDn |  | 65 | 50 | 2 |

## Notes:

1. Minimum timing is when load $=0 \mathrm{pF}$, and maximum timing is when load $=50 \mathrm{pF}$.
2. This parameter is for reference only. They can be used to choose the appropriate DAC or Auxiliary I/O speed. These requirements are based on the bus clock being 33 MHz .


Figure 9.15-PCI DAC \& Auxiliary I/O Timing

### 9.3.4-DAC Interface Timing

## DAC Pixel Port Interface Timing

| No | Symbol | Parameter | Min <br> $(\mathbf{n s})$ | Max <br> $(\mathbf{n s})$ | Load <br> $(\mathbf{p F})$ | Notes |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| DAC1 | tVCKP | Video Clock Period | 9 |  |  |  |
| DAC2 | tVCKL | Video Clock Low Time | 3 |  |  |  |
| DAC3 | tVCKH | Video Clock High Time | 3 |  |  |  |
| DAC4 | tCHCH | Pixel Clock Period | 9 |  | 50 | 1 |
| DAC5 | tCLCH | Pixel Clock Low Time | 3 |  | 50 |  |
| DAC6 | tCHCL | Pixel Clock High Time | 3 |  | 50 |  |
| DAC7 | tPVCH | P[23:0] Setup to PCLK | 2 |  | 50 | 1 |
| DAC8 | tCHPX | P[23:0] Hold to PCLK | 2 |  | 50 |  |
| DAC9 | tBVCH | BLANKn Setup to PCLK | 2 |  | 50 | 1 |
| DAC10 | tCHBX | BLANKn Hold to PCLK | 2 |  | 50 |  |



Figure 9.16-DAC Pixel Port Interface Timing


## Figure 9.17 - DAC Interface - Attribute Mode 0, VGAMode 13 (8bpp, 8-bit port)

## Notes:

1. PCLK frequency is half that of VCLK frequency.
2. Nibble $\mathrm{P}[7: 4]$ is one VCLK delayed from nibble $\mathrm{P}[3: 0]$ for the same pixel.
$\operatorname{VCLK}(1)$

P[3:0]


BLANKn


Figure 9.18-DAC Interface - Attribute Mode 1 (4bpp, 8-bit port)
Notes:

1. The VCLK frequency is only half of the normally required frequency. For example, normal frequency for $1280 \times 102470 \mathrm{~Hz}$ is 135 MHz , but it only needs to be 67.5 MHz for this mode.
velk

pelk


P[7:0]


P[15:8]
aVERSCAN

BLANKN


Figure 9.19 - DAC Interface - Attribute Mode 2A (8bpp, 8-bit port)

VCLK(1)


PELK


BLANKN


Figure 9.20-DAC Interface - Attribute Mode 2B (15/16bpp, 8-bit port)
Notes:

1. VLCK frequency is twice that of normally required frequency. For example, the normal frequency for $640 \times 480$ 60 Hz is 25 MHz , but it has to be 50 MHz for this mode.
2. The pixel data ordering can be byte 0 , byte 1 , byte 2 , byte $3, \ldots$ or byte 1 , byte 0 , byte 3 , byte $2, \ldots$, depending on ER38b4.

VCLK(1)


P[15:B]


Figure 9.21-DAC Interface - Attribute Mode 2C (24bpp, 8-bit port)

Notes:

1. VLCK frequency is three times that of normally required frequency. For example, the normal frequency for $640 \times 48060 \mathrm{~Hz}$ is 25 MHz , but it has to be 75 MHz for this mode.
2. The pixel data ordering can be byte 0 , byte 1 , byte 2 , byte 3 , byte 4 , byte $5 \ldots$ or byte 2 , byte 1 , byte 0 , byte 5 , byte 4, byte 3, ..., depending on ER38b4.


Figure 9.22 - DAC Interface - Attribute Mode 3 (24bpp, 16-bit port)

Notes:

1. VLCK frequency is $3 / 2$ times that of normally required frequency. For example, the normal frequency for $640 \times 48060 \mathrm{~Hz}$ is 25 MHz , but it has to be 37.5 MHz for this mode.
2. The pixel data ordering can be byte 0 , byte 1 , byte 2 , byte 3 , byte 4 , byte $5 \ldots$ or byte 2 , byte 1 , byte 0 , byte 5 , byte 4, byte 3, ..., depending on ER38b4.
3. The third byte of a pixel is always on the high byte of P bus ( $\mathrm{P}[15: 8]$ ).


Figure 9.23-DAC Interface - Attribute Mode 4 (8bpp, 16-bit port)

Notes:

1. The VCLK frequency is only half of the normally required frequency. For example, normal frequency for $1280 \times 102470 \mathrm{~Hz}$ is 135 MHz , but it only has to be 67.5 MHz for this mode.


Figure 9.24 - DAC Interface - Attribute Mode 5 (15/16bpp, 16-bit port)

## Notes:

1. The pixel data ordering can be byte 0 , byte 1 , byte 2 , byte $3, \ldots$ or byte 1 , byte 0 , byte 3 , byte $2, \ldots$, depending on ER38b4.


Figure 9.25 - DAC Interface - Attribute Mode 6 (32bpp, 16-bit port)
Notes:

1. VLCK frequency is twice that of normally required frequency. For example, the normal frequency for $640 \times 480$ 60 Hz is 25 MHz , but it has to be 50 MHz for this mode.


Figure 9.26 - DAC Interface - Attribute Mode 7 (24bpp, 24-bit port)
Notes:

1. The pixel data ordering can be byte 0 , byte 1 , byte 2 , byte $3, \ldots$ or byte 2 , byte 1 , byte 0 , byte $5, \ldots$, depending on ER38b4.

### 9.3.5 - Memory Interface Timimg

Memory Clock Requirement

| No | Symbol | Parameter | Min <br> (ns) | Max <br> (ns) | Load <br> (pF) | Notes |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| M1 | tMP | Memory Clock Period | 15 | 25 |  | 1 |
| M2 | tMCKL | Memory Clock Low Time | 6 |  |  |  |
| M3 | tMCKH | Memory Clock High Time | 6 |  |  |  |

MCLK


Figure 9.27-Memory Clock Requirement

## Programmable Parameters

| No | Symbol | Parameter | Min <br> $(t M P)$ | Max <br> $(\mathbf{t M P})$ | Register | Notes |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| M4 | tRP | RASxn Precharge | 1.5 | 5 | ER26[3,1:0] |  |
| M9 | tCP | CASxn Precharge | 0.5 | 2 | ER27[1:0] |  |
| M8 | tCAS | CASxn Pulse Width | 1 | 2.5 | ER27[2:1] |  |
|  | tRCPD | RASxn Low to CASxn Precharge Delay | 1 | 4 | ER27[5:4] |  |

MELK


Figure 9.28 - Programmable Parameters

Chapter 9

## Memory Interface Timimg

| No | Symbol | Parameter | Min <br> $(\mathbf{t M P})$ | Max <br> $(\mathbf{t M P})$ | Tol. <br> $(\mathbf{n s})$ | Load <br> $(\mathbf{p F})$ | Notes |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  | tRC | Random Rd/Wr Cycle time | 5 | 13 |  |  | 1 |
|  | tPC | Fast Page Mode Cycle Time | 2 | 4 |  |  | 1 |
|  | tRAC | Access Time From RASn | 3 | 8 |  |  | 1 |
|  | tCAC | Access Time From CASn | 1 | 2.5 |  |  | 1 |
|  | tAA | Access Time From Col. Addr. (MA) | 2 | 4 |  |  | 1 |
|  | tCPA | Access Time From CASn Precharge | 2 | 4 |  |  | 1 |
| M4 | tRP | RASn Precharge Time | 1 | 2 |  |  | 1 |
| M5 | tRAS | RASn Pulse Width | 1.5 | 5 |  | 100 |  |
| M6 | tRSH | RASn Hold Referenced to CASn | 3 | 8 |  | 100 | 2 |
| M7 | tCSH | CASn Hold Referenced to RASn | 1 | 2 |  | 100 |  |
| M8 | tCAS | CASxn Pulse Width | 3 | 8 |  | 100 |  |
| M9 | tCP | CASxn Precharge Time | 1 | 2.5 |  | 100 |  |
| M10 | tRCD | RASxn to CASn Delay Time | 0.5 | 2 |  | 100 |  |
| M11 | tRAD | RASxn to Column Address Delay Time | 1 | 4 |  | 100 |  |
| M12 | tASR | Row Address Setup Time | 1.5 | 6 |  | 100 |  |
| M13 | tRAH | Row Address Hold Time | 1 | 1.5 |  | 100 |  |
| M14 | tASC | Column Address Setup Time | 0.5 | 2 |  | 100 |  |


| No | Symbol | Parameter | $\begin{gathered} \text { Min } \\ (\mathbf{t M P}) \end{gathered}$ | $\begin{gathered} \operatorname{Max} \\ (\mathbf{t M P}) \end{gathered}$ | Tol. (ns) | Load ( $\mathbf{p F}$ ) | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M15 | tCAH | Column Address Hold Time | 1 | 2.5 |  | 100 |  |
| M16 | tAR | Column Address Hold Ref. to RASxn | 3 | 8 |  | 100 | 2 |
| M17 | tRAL | Column Address to RASn Lead Time | 2 | 4 |  | 100 |  |
| M18 | tWCH | WExxn Hold Ref. to CASxn | 1 | 2 |  | 100 |  |
| M19 | tWCR | WExxn Hold Ref. to RASxn | 3 | 8 |  | 100 |  |
| M20 | tWP | WExxn Pulse Width | 1.5 | 2.5 |  | 100 |  |
| M21 | tRWL | WExxn to RASn Lead Time | 1.5 | 2.5 |  | 100 | 2 |
| M22 | tCWL | WExxn to CASn Lead Time | 1.5 | 2.5 |  | 100 |  |
| M23 | tWCS | WExxn Setup to CASxn | 0 | 0.5 |  | 100 |  |
| M24 | tDS | MD Setup to CASxn | 1 | 2 |  | 100 |  |
| M25 | tDH | MD Hold to CASxn | 1 | 2 |  | 100 |  |
| M26 | tDHR | MD Hold Ref. to RASxn | 3 | 8 |  | 100 |  |
| M27 | tCSR | CASn Setup to RASxn (Ref. Cycle) | 0.5 | 1 |  | 100 | 3 |
| M28 | tCHR | CASn Hold to RASxn (Ref. Cycle) | 2 | 2.5 |  | 100 | 3 |

## Notes:

1. These parameters are for reference only.
2. The maximum specified is for maximum programmable for a single cycle, it is not the absolute maximum.
3. These parameters are for CAS-before-RAS refresh only.


Figure 9.29-Memory Interface Timing

## Standard Memory Design for 70ns and 45ns DRAM's

| Symbol | Parameter | DS1 | $\mathbf{5 0 M H z}$ | DS1 | $\mathbf{5 0 M h z}$ | DS2 | $\mathbf{6 6 M H z}$ | DS2 | $\mathbf{6 6 M H z}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Half clock option | off |  | on |  | off |  | on |  |
| tMP | Memory Clock Period |  | 20 |  | 20 |  | 15 |  | 15 |
| tRC | Random Rd/Wr Cycle time | 7 | 140 | 7 | 140 | 6 | 90 | 6 | 90 |
| tPC | Fast Page Mode Cycle Time | 2 | 40 | 2 | 40 | 2 | 30 | 2 | 30 |
| tRAC | Access Time From RASn | 4 | 80 | 4 | 80 | 3.5 | 52.5 | 3.5 | 52.5 |
| tCAC | Access Time From CASn | 1 | 20 | 1.5 | 30 | 1 | 15 | 1.5 | 22.5 |
| tAA | Access Time From Col. <br> Addr. (MA) | 2 | 40 | 2 | 40 | 2 | 30 | 2 | 30 |
| tCPA | Access Time From CASn <br> Precharge | 2 | 40 | 2 | 40 | 2 | 30 | 2 | 30 |
| tOFF | Output Buffer Turn-off <br> Delay *** | 1 | 20 | 1.3 | 25 | 1.3 | 18.8 | 1.3 | 18.8 |
| tRP | RASn Precharge Time | 3 | 60 | 3 | 60 | 2.5 | 37.5 | 2.5 | 37.5 |
| tRAS | RASn Pulse Width | 4 | 80 | 4 | 80 | 3.5 | 52.5 | 3.5 | 52.5 |
| tRSH | RASn Hold Referenced to <br> CASn | 1 | 20 | 1.5 | 30 | 1 | 15 | 1.5 | 22.5 |
| tCSH | CASn Hold Referenced to <br> RASn | 4 | 80 | 4 | 80 | 3.5 | 52.5 | 3.5 | 52.5 |
| tCAS | CASn Pulse Width | 1 | 20 | 1.5 | 30 | 1 | 15 | 1.5 | 22.5 |
| tRCD | RASn to CASn Delay Time | 3 | 60 | 3 | 60 | 2.5 | 37.5 | 2 | 30 |
| tRAD | RASn to Column Address <br> Delay Time | 1 | 20 | 1 | 20 | 1.5 | 22.5 | 1.5 | 22.5 |
| tCP | CASn Precharge Time | 1 | 20 | 0.5 | 10 | 1 | 15 | 0.5 | 7.5 |
| tASR | Row Address Setup Time | 1 | 20 | 1 | 20 | 0.5 | 7.5 | 0.5 | 7.5 |
| tRAH | Row Address Hold Time | 1 | 20 | 1 | 20 | 1.5 | 22.5 | 1.5 | 22.5 |
| tASC | Column Address Setup <br> Time | 1 | 20 | 0.5 | 10 | 1 | 15 | 0.5 | 7.5 |
| tCAH | Column Address Hold <br> Time | 1 | 20 | 1.5 | 30 | 1 | 15 | 1.5 | 22.5 |
| talumn Address Hold Ref. <br> to RASn | 4 | 80 | 4 | 80 | 3.5 | 52.5 | 3.5 | 52.5 |  |
|  |  |  |  |  |  |  |  |  |  |

Chapter 9

| Symbol | Parameter | DS1 | $\mathbf{5 0 M H z}$ | $\mathbf{D S 1}$ | $\mathbf{5 0 M h z}$ | DS2 | $\mathbf{6 6 M H z}$ | DS2 | $\mathbf{6 6 M H z}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tRAL | Column Address to RASn <br> Lead Time | 2 | 40 | 2 | 40 | 2 | 30 | 2 | 30 |
| tWCH | WExxn Hold Ref. to <br> CASn | 1 | 20 | 1 | 20 | 2 | 30 | 1.5 | 22.5 |
| tWCR | WExxn Hold Ref. to <br> RASn | 4 | 80 | 4 | 80 | 3.5 | 52.5 | 3.5 | 52.5 |
| tWP | WExxn Pulse Width | 1 | 20 | 1.5 | 30 | 2 | 30 | 1.5 | 22.5 |
| tRWL | WExxn to RASn Lead <br> Time | 1 | 20 | 1.5 | 30 | 1.5 | 22.5 | 1.5 | 22.5 |
| tCWL | WExxn to CASn Lead <br> Time | 2 | 40 | 1.5 | 30 | 2 | 30 | 1.5 | 22.5 |
| tDS | WExxn Setup to CASn | 1 | 20 | 0 | 0 | 1 | 15 | 0.5 | 7.5 |
| tDS | MD Setup to WExxn | 1 | 20 | 0.5 | 10 | 1 | 15 | 0.5 | 7.5 |
| tDH | MD Hold to WExxn | 1 | 20 | 1.5 | 30 | 1 | 15 | 1.5 | 22.5 |
| tDHR | MD Hold Ref. to RASn | 4 | 80 | 4 | 80 | 3.5 | 52.5 | 3.5 | 52.5 |
| tCSR | CASn Setup to RASn <br> (Ref. Cycle) (3) | 1 | 20 | 1 | 20 | 0.5 | 7.5 | 0.5 | 7.5 |
| tCHR | CASn Hold to RASn <br> (Ref. Cycle) (3) | 2 | 40 | 2 | 40 | 2.5 | 37.5 | 2.5 | 37.5 |
| tRMW | Read-Modify-Write Cycle <br> Time | 10 | 200 | 10 | 200 | 9 | 135 | 9 | 135 |
| tPRMW | Page Read-Modify-Write <br> Cycle Time | 5 | 100 | 5 | 100 | 5 | 75 | 5 | 75 |

### 9.3.6 - Multimedia Port Timing

## Multimedia Port Timing

| No | Symbol | Parameter | Min <br> $(\mathbf{n s})$ | Max <br> $(\mathbf{n s})$ | Load <br> $(\mathbf{p f})$ | Notes |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| MM1 | tMCKP | Multimedia Clock Period | 30 |  |  |  |
| MM2 | tMCKL | Multimedia Clock Low Time | 10 |  |  |  |
| MM3 | tMCKH | Multimedia Clock High Time | 10 |  |  |  |
| MM4 | tMMS | Multimedia Input Setup to IMCLK | 4 |  |  |  |
| MM5 | TMMH | Multimedia Input Hold to IMCLK | 4 |  |  |  |



Figure 9.30 - Multimedia Port Timing

Multimedia Output Port (Video Window) Timing - MD64

| No | Symbol | Parameter | Min <br> (ns) | Max <br> (ns) | Load <br> (pf) | Notes |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| MM6 | tMCKP | Video Window Clock Period | 15 |  |  |  |
| MM7 | tCASD | CASxn Delay from MCLK |  | 10 | 50 | 1 |
| MM8 | tMXD | MDMXn Delay from MCLK |  | 10 | 50 | 1 |
| MM9 | tVLD | VDVALID Delay from MCLK |  | 10 | 50 |  |
|  | tCAC | MD[63:0] Valid from CASxn |  | $t C A S-2$ | 50 |  |
|  | $t V D S$ | Video Data Setup to MCLK | 3 |  |  | 2 |
|  | $t V D H$ | Video Data Hold from MCLK | 1 |  |  |  |
|  | $t 374 S$ | MD[63:0] Setup to CASxn (Setup of 374) |  | 2 | 50 |  |
|  | $t 374 C$ | VD[31:0] Delay from CASxn (374 clock to <br> data delay) |  | 2 | 50 |  |
|  | $t 374 E$ | VD[31:0] Delay from CASxn/MDMXn (374 <br> Enable to data delay) |  | 7 | 50 |  |



Figure 9.31 - Multimedia Output Port (Video Window) Timing - MD64
Notes:

1. The delays of these two signals should match to avoid contention on VD [31:0].
2. $\mathrm{tVDS}=\mathrm{tMXD}+\mathrm{t} 374 \mathrm{E}$ or $\mathrm{tCASD}+\mathrm{t} 374 \mathrm{C}$, whichever is worse. To improve tVDS , MCLK can be buffered to generate VDCLK.

## CHAPTER 10: VIDEO BIOS

The video BIOS provides VGA compatible support and extended features for the OTI-64107. The following topics are covered in this section:
10.1 Overview
10.2 VGA Compatible Modes
10.3 OTI-64107 Extended Modes
10.4 BIOS Standard Functions
10.5 BIOS Data Structures and Tables
10.6 BIOS Interrupt Vectors
10.7 VESA Super VGA BIOS Extentions Standard
10.8 VESA/Power Management Standard

### 10.1 Overview

This section provides an overview of the capabilities of the OTI-64107 Video BIOS. The Video BIOS includes a Power-on Self Test (POST), as well as code and tables to implement the Video Modes and BIOS Functions. The POST initializes and tests the OTI-64107, Clock, DAC, and display memory during system boot. The Video Modes and BIOS Functions are described below. The primary software interface to the Video BIOS is via Interrupt 10h. The services provided by Interrupt 10 h include setting the video mode, moving the cursor, reading and writing characters or pixels, scrolling up or down, and setting the color palette.

### 10.1.1 Video Modes

The OTI-64107 supports a large number of predefined Video Modes. A program selects a Video Mode by calling a Set Mode function in the BIOS. The BIOS supports all VGA compatible modes (see section 10.2) as well as many Extended Modes (see section 10.3). The Video Mode defines the display resolution and color depth, display timing, character font, and whether display memory is addressed as "all points addressable" graphics data or character addressable text.

### 10.1.2 Differences Between Text and Graphics Modes

The standard BIOS functions (described in later sections) are supported for both text modes and graphics modes. However, there are some differences.

- Attributes are defined for text modes only.
- The attribute parameter supplied to the Write Character function and the scrolling functions in text modes is redefined to be a pixel value in graphics modes.
- The Write TTY function assumes a black background by default when writing text in graphics mode.
- Characters in graphics modes can be XOR'ed to the screen.
- The cursor is not shown in graphics modes.


### 10.1.3 Cursor Functions

The cursor defines the screen position (text row and column) where the next output character is placed. Although the cursor is often shown as a blinking underline, its shape may be changed using the Set Cursor Type function. The BIOS normally updates the cursor position after writing a character to the screen at the current cursor position. Programs must use a cursor function to move the cursor if the updated cursor position is not appropriate.

### 10.1.4 Scrolling Functions

The scrolling functions move an area of the active display. There are two scrolling functions, Scroll Up and Scroll Down, which are functionally similar except for the direction of movement.

### 10.1.5 Character/Attribute Functions

Programs use the character/attribute function to place text at the current cursor position. There are functions available to read and write characters and attributes.

The character set is the standard PC-compatible extension of the ASCII character set.
Attributes define certain display characteristics, such as underlining, blinking, or foreground and background color. The table below shows a listing of the color mapping /attribute codes.

Table 10.1 Color Mapping / Attribute Codes

| Attribute | IR G B | Monochrome | Color |
| :---: | :---: | :---: | :---: |
| 00 h | 0000 | Black | Black |
| 01 h | 0001 | Underline | Blue |
| 02h | 0010 | Video | Green |
| 03h | 0011 | Video | Cyan |
| 04h | 0100 | Video | Red |
| 05h | 0101 | Video | Magenta |
| 06h | 0110 | Video | Brown |
| 07h | 0111 | Video | White |
| 08h | 1000 | Black | Dark Gray |
| 09h | 1001 | Underline | Light Blue |
| 0Ah | 1010 | Video | Light Green |
| OBh | 1011 | Video | Light Cyan |
| 0 Ch | 1100 | Video | Light Red |
| 0Dh | 1101 | Video | Light Magenta |
| OEh | 1110 | Video | Yellow |
| OFh | 1111 | Video | Intensified White |

For read/write character functions while in the CGA graphics modes ( 4,5 , and 6 ), characters are formed from a font table in the system BIOS ROM. Only the first 128 characters (characters $0-7 \mathrm{Fh}$ ) are found there. Interrupt Vector 1Fh (memory location 0:007Ch) contains a pointer to a 1 K byte table where the font data for characters $80 \mathrm{~h}-\mathrm{ffh}$ are found.

For the EGA graphics modes (D-10) and the VGA graphics modes ( $11 \mathrm{~h}-13 \mathrm{~h}$ ), all 256 graphics characters are supplied in the Video BIOS ROM at the location specified by the pointer at Interrupt Vector 43 h (location 0:010C).

For the write character functions while in graphics mode, the replication factor contained in CX on entry produces valid results only for characters contained on the same row. Continuation to succeeding lines will not operate correctly.

### 10.1.6 Color Palette Functions

The OTI-64107 VGA BIOS provides the ability for a programmer to define different colors to be displayed on the screen. This is performed with the Set Color Palette and Set Palette Registers functions.

### 10.1.7 Graphics Mode Functions

The BIOS capabilities for doing graphics are limited. They allow a program to write or retrieve the current value of a pixel at a given row and column location of a specific page. These functions are relatively slow and are insufficient for complex graphics. They are provided only as a general mechanism.

### 10.2 VGA Compatible Modes

| Mode | Resolution | Colors | Font | Alpha <br> Format | Video <br> Mode | Display <br> Mode | Buffer <br> Start | Max Pgs. <br> (Note 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0.1 | $320 \times 200$ | 16 | $8 \times 8$ | $40 \times 25$ | CGA | Text | B8000 | 8 |
| $0^{*}, 1^{*}$ | $320 \times 350$ | 16 | $8 \times 14$ | $40 \times 25$ | EGA | Text | B8000 | 8 |
| $0+, 1+$ | $360 \times 400$ | 16 | $9 \times 16$ | $40 \times 25$ | VGA | Text | B8000 | 8 |
| 2,3 | $640 \times 200$ | 16 | $8 \times 8$ | $80 \times 25$ | CGA | Text | B8000 | 8 |
| $2^{*}, 3^{*}$ | $640 \times 350$ | 16 | $8 \times 14$ | $80 \times 25$ | EGA | Text | B8000 | 8 |
| $2+3+$ | $720 \times 400$ | 16 | $9 \times 16$ | $80 \times 25$ | VGA | Text | B8000 | 8 |
| 4,5 | $320 \times 200$ | 4 | $8 \times 8$ | $40 \times 25$ | CGA | Graphics | B8000 | 1 |
| 6 | $640 \times 200$ | 2 | $8 \times 8$ | $80 \times 25$ | CGA | Graphics | B8000 | 1 |
| 7 | $720 \times 350$ | 4 | $9 \times 14$ | $80 \times 25$ | HCG/MDA | Text | B0000 | 8 |
| $7+$ | $720 \times 400$ | 4 | $9 \times 16$ | $80 \times 25$ | VGA | Text | B0000 | 8 |
| D | $320 \times 200$ | 16 | $8 \times 8$ | $40 \times 25$ | EGA | Graphics | A0000 | 8 |
| E | $640 \times 200$ | 16 | $8 \times 8$ | $80 \times 25$ | EGA | Graphics | A0000 | 4 |
| F | $640 \times 350$ | 4 | $8 \times 14$ | $80 \times 25$ | EGA | Graphics | A0000 | 2 |
| 10 | $640 \times 350$ | 16 | $8 \times 14$ | $80 \times 25$ | EGA | Graphics | A0000 | 2 |
| 11 | $640 \times 480$ | 2 | $8 \times 16$ | $80 \times 30$ | VGA | Graphics | A0000 | 1 |
| 12 | $640 \times 480$ | 16 | $8 \times 16$ | $80 \times 30$ | VGA | Graphics | A0000 | 1 |
| 13 | $320 \times 200$ | 256 | $8 \times 8$ | $40 \times 25$ | VGA | Graphics | A0000 | 1 |

Notes:

1. With 512 K memory the maximum \# of pages is doubled.
10.3 OTI-64107 Extended Modes

| Mode (hex) | VESA <br> Mode <br> (hex) | Resolutio | Colors | Font | Alpha <br> Format | Dot Clk (MHz) P8/P16/P24 | H-freq <br> ( KHz ) | V-freq <br> ( Hz ) | Display <br> Memory <br> Required | VESA | Mcmory Datapath $50 \mathrm{MHz} / 60 \mathrm{MHz}$ | P Bus Widh |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 |  | 640X480 | 16 | 8X16 | $80 \times 30$ | 25.175 | 31.5 | 60 | 256 K | * | 32/32 | 8 |
| 12 |  | 640×480 | 16 | 8X16 | $80 \times 30$ | 31.5 | 37.86 | 72 | 256 K | STD | 32/32 | 8 |
| 12 |  | 640×480 | 16 | $8 \times 16$ | $80 \times 30$ | 31.5 | 37.5 | 75 | 256 K | - | 32/32 | 8 |
| 4E | 108 | $80 \times 60$ | 16 | $8 \times 8$ | $80 \times 60$ | 25.175 | 31.5 | 60 | 256 K | - | 32/32 | 8 |
| 4F | 10C | $132 \times 60$ | 16 | $8 \times 8$ | $132 \times 60$ | 40 | 31.5 | 60 | 256 K | - | 32/32 | 8 |
| 50 | 109 | 132X25 | 16 | $8 \times 14$ | $132 \times 25$ | 40 | 31.5 | 70 | 256 K | - | $32 / 32$ | 8 |
| 51 | 10A | $132 \times 43$ | 16 | $8 \times 8$ | 132X43 | 40 | 31.5 | 70 | 256 K | - | 32/32 | 8 |
| 52 | 6A/102 | $800 \times 600$ | 16 | $8 \times 16$ | $100 \times 37.5$ | 36 | 35.156 | 56 | 256 K | MFG. GL | 32:32 | 8 |
| 52 | 6A/102 | $800 \times 600$ | 16 | $8 \times 16$ | $100 \times 37.5$ | 40 | 37.879 | 60 | 256 K | MFG. GL | $32 / 32$ | 8 |
| 52 | 6A/102 | $800 \times 600$ | 16 | $8 \times 16$ | 100×37.5 | 50 | 48.077 | 72 | 256K | STD | 32/32 | 8 |
| 52 | 6A/102 | 800×600 | 16 | $8 \times 16$ | $100 \times 37.5$ | 49.5 | 46.875 | 75 | 256 K | - | 32/32 | 8 |
| 53 | 101 | 640X480 | 256 | $8 \times 16$ | $80 \times 30$ | 25.175 | 31.5 | 60 | 512K | - | 32/32 | 8 |
| 53 | 101 | 640X480 | 256 | $8 \times 16$ | $80 \times 30$ | 31.5 | 37.86 | 72 | 512K | STD | 32/32 | 8 |
| 53 | 101 | 640×480 | 256 | $8 \times 16$ | $80 \times 30$ | 31.5 | 37.5 | 75 | 512K | - | 32/32 | 8 |
| 54 | 103 | 800×600 | 256 | 8X16 | $100 \times 37.5$ | 36 | 35.156 | 56 | 512K | MFG. GL. | 32/32 | 8 |
| 54 | 103 | $800 \times 600$ | 256 | $8 \times 16$ | $100 \times 37.5$ | 40 | 37.879 | 60 | 512 K | MEFG. GL | 32/32 | 8 |
| 54 | 103 | 800×600 | 256 | $8 \times 16$ | $100 \times 37.5$ | 50 | 48.077 | 72 | 512K | STD | $32 / 32$ | 8 |
| 54 | 103 | $800 \times 600$ | 256 | $8 \times 16$ | 100×37.5 | 49.5 | 46.875 | 75 | 512K | - | $32 / 32$ | 8 |
| 56 | 104 | 1024×768 | 16 | $8 \times 16$ | 128×48 | 44.9 | 35.52 | 871 | 512 K | - | 32/32 | 8 |
| 56 | 104 | 1024×768 | 16 | $8 \times 16$ | $128 \times 48$ | 65 | 48.363 | 60 | 512K | MFG. GL | $32 / 32$ | 8 |
| 56 | 104 | 1024×768 | 16 | $8 \times 16$ | 128×48 | 75 | 56.69 | 70 | 512K | STD | 32/32 | 8 |
| 56 | 104 | 1024×768 | 16 | $8 \times 16$ | $128 \times 48$ | 78.75 | 58.04 | 72 | 512K | - | 32/32 | 8 |
| 56 | 104 | 1024×768 | 16 | $8 \times 16$ | $128 \times 48$ | 78.75 | 60.023 | 75 | 512K | STD | $32 / 32$ | 8 |
| 58 | 106 | $1280 \times 102$ | 16 | $8 \times 16$ | 160X64 | 80.00/40.00 | 48.78 | 871 | IM | - | $32 / 32$ | 8/16 |
| 58 | 106 | 1280×102 | 16 | $8 \times 16$ | 160X64 | $110.00 / 55.00$ | 64.25 | 60 | IM | - | $32 / 32$ | $8 / 16$ |
| 58 | 106 | $1280 \times 102$ | 16 | $8 \times 16$ | 160X64 | NA/65.00 |  | 70 | 1M | - | $32 / 32$ | 16 |
| 58 | 106 | $1280 \times 102$ | 16 | $8 \times 16$ | 160X64 | NA/87.00 | 79.976 | 75 | 1M | STD | 32/32 | 16 |

OTI-64107 Extended Modes (Cont.)

| Mode <br> (hex) | VESA Mode <br> (hex) | Resolutio | Colors | Font | Alpha <br> Format | Dot Clk (MHz) P8/P16/P24 | $\begin{aligned} & \text { H-freq } \\ & (\mathrm{KHz}) \end{aligned}$ | $\begin{aligned} & \text { V-freq } \\ & (\mathrm{Hz}) \end{aligned}$ | Display <br> Memory <br> Required | VESA | Memory Datapath $50 \mathrm{MHz} / 60 \mathrm{MHz}$ | P Bus Width |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 59 | 105 | 1024X768 | 256 | 8X16 | 128×48 | 44.9 | 35.52 | 87 I | 1M | - | 32/32 | 8 |
| 59 | 105 | 1024X768 | 256 | $8 \times 16$ | 128×48 | 65 | 48.363 | 60 | 1 M | MFG. GL | 32/32 | 8 |
| 59 | 105 | $1024 \times 768$ | 256 | $8 \times 16$ | $128 \times 48$ | 75 | 56.69 | 70 | LM | STD | 32/32 | 8 |
| 59 | 105 | $1024 \times 768$ | 256 | $8 \times 16$ | $128 \times 48$ | 78.75 | 58.04 | 72 | LM | - | 32/32 | 8 |
| 59 | 105 | $1024 \times 768$ | 256 | $8 \times 16$ | 128X48 | 78.75 | 60.023 | 75 | IM | STD | 32/32 | 8 |
| 5A/5C | 111/110 | 640X480 | $64 \mathrm{~K} / 32 \mathrm{~K}$ | $8 \times 16$ | $80 \times 30$ | 50.00/25.17 | 31.5 | 60 | M | - | 32/32 | $8 / 16$ |
| 5A/5C | 111/10 | 640X480 | 64K/32K | $8 \times 16$ | $80 \times 30$ | 63.00/31.50 | 37.86 | 72 | 1M | STD | 32/32 | 8/16 |
| SA/5C | 111/110 | 640×480 | 64K/32K | $8 \times 16$ | $80 \times 30$ | 63.00/31.50 | 37.5 | 75 | IM | - | 32/32 | 8/16 |
| 5B/62 |  | 640X400 | 32 KX 64 K | $8 \times 16$ | 80×25 | 50.00/25.17 | 31.5 | 70 | 512K | - | 32/32 | 8/16 |
| 5D/60 | 113/114 | $800 \times 600$ | 32 KX 64 K | $8 \times 16$ | $100 \times 37.5$ | 72.00136 .00 | 35.156 | 56 | IM | MFG. GL | 32/32 | 8/16 |
| 5D/60 | 113/114 | 800×600 | 32K/64K | $8 \times 16$ | $100 \times 37.5$ | 80.00/40.00 | 37.5 | 60 | IM | MFG. GL | 32/32 | $8 / 16$ |
| 5D/60 | 113/114 | $800 \times 600$ | $32 \mathrm{~K} / 64 \mathrm{~K}$ | $8 \times 16$ | 100×37.5 | 100.00/50.0 | 48.077 | 72 | 1 M | STD | 64/32 | 8/16 |
| SD/60 | 113/114 | $800 \times 600$ | $32 \mathrm{~K} / 64 \mathrm{~K}$ | $8 \times 16$ | $100 \times 37.5$ | 99.00/49.50 | 46.875 | 75 | 1 M | STD | 64/32 | 8/16 |
| SE | 107 | 1280×102 | 256 | $8 \times 16$ | 160X64 | 80.00/40.00 | 48.78 | 871 | 2M | - | 32/32 | 8/16 |
| 5 E | 107 | $1280 \times 102$ | 256 | $8 \times 16$ | $160 \times 64$ | 110.00/55.0 | 64.25 | 60 | 2M | - | 64/64 | $8 / 16$ |
| 5E | 107 | $1280 \times 102$ | 256 | $8 \times 16$ | 160X64 | NA/65.00 |  | 70 | 2M | - | 64/64 | 16 |
| 5E | 107 | 1280×102 | 256 | $8 \times 16$ | 160X64 | NA/67.50 | 79.976 | 75 | 2M | STD | $64 / 64$ | 16 |
| 5 F | 112 | 640X480 | 16.8M | $8 \times 16$ | $80 \times 30$ | 75.00/37/50 | 31.55 | 60 | 1 M | - | 32/32 | 8/16 |
| 5 F | 112 | $640 \times 480$ | 16.8M | 8X16 | $80 \times 30$ | 94.50/47.25 | 37.86 | 72 | 1M | STD | 64/32 | 8/16 |
| 5F | 112 | $640 \times 480$ | 16.8M | $8 \times 16$ | 80×30 | 94.50/47.25 | 37.5 | 75 | im | - | 64/32 | 8/16 |
| 61 | 100 | 640X400 | 256 | $8 \times 16$ | $80 \times 25$ | 25.175 | 31.5 | 70 | 256 K | - | 32/32 | 8 |
| 63/64 | 116/117 | 1024X768 | $32 \mathrm{~K} / 64 \mathrm{~K}$ | $8 \times 16$ | $128 \times 48$ | 89.80/44.90 | 35.52 | 87 I | 2M | - | 64/32 | $8 / 16$ |
| 63/64 | 116/117 | 1024X768 | $32 \mathrm{~K} / 64 \mathrm{~K}$ | $8 \times 16$ | 128X48 | NA/65.00 | 48.363 | 60 | 2M | MFG. GL | 64/64 | 16 |
| 63/64 | 116/117 | 1024×768 | $32 \mathrm{~K} / 64 \mathrm{~K}$ | $8 \times 16$ | 128X48 | NA/75.00 | 56.69 | 70 | 2M | - | 64/64 | 16 |
| 63/64 | $116 / 117$ | 1024×768 | $32 \mathrm{~N} / 64 \mathrm{~K}$ | $8 \times 16$ | 128X48 | NA/78.75 | 58.04 | 72 | 2M | - | $64 / 64$ | 16 |
| 63/64 | 116/117 | $1024 \times 768$ | $32 \mathrm{~K} / 64 \mathrm{~K}$ | $8 \times 16$ | 128 X 48 | NA/78.75 | 60.023 | 75 | 2M | STD | 64/64 | 16 |

## OTI-64107 Extended Modes (Cont.)

| Mode (hex) | VESA <br> Mode <br> (hex) | Resolutio | Colors | Font | Alpha Format | Dot Clk (MHz) P8/P16/P24 | H-freq $(\mathrm{KHz})$ | V-freq <br> (Hz) | Display <br> Memory <br> Required | VESA | Memory Datapath $50 \mathrm{MHz} / 60 \mathrm{MHz}$ | P Bus Widch |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 65/66 | 119111A | 1280×102 | $32 \mathrm{~K} / 64 \mathrm{~K}$ | 8×16 | 160×64 | NA/80.00 | 48.78 | 871 | 4M | - | 64/64 | 16 |
| 65/66 | 119/11A | 1280X102 | $32 \mathrm{~K} / 64 \mathrm{~K}$ | $8 \times 16$ | 160×64 | NA/110.00 |  | 60 | 4M | - | NA/64 | 16 |
| 67 | 115 | $800 \times 600$ | 16.8M | $8 \times 16$ | 100×37.5 | 108.00/54.00 | 35.156 | 56 | 2M | MFG. GL | 64/32 | $8 / 16$ |
| 67 | 115 | 800X600 | 16.8M | 8×16 | $100 \times 37.5$ | NA/60.00 | 37.879 | 60 | 2M | MFG. GL | 64/64 | 16 |
| 67 | 115 | $800 \times 600$ | 16.8M | $8 \times 16$ | $100 \times 37.5$ | NA/75.00 | 48.077 | 72 | 2M | STD | N/A/64 | 16 |
| 67 | 115 | $800 \times 600$ | 16.8M | 8×16 | 100X37.5 | NA/74.25 | 46.875 | 75 | 2M | STD | N/A/64 | 16 |
| 68 | 118 | 1024X768 | 16.8M | $8 \times 16$ | $8 \times 16$ | NA/67.35/44.9 | 35.52 | 871 | 4M | - | $64 / 64$ | 16/24 |
| 68 | 118 | 1024X768 | 16.8M | 8X16 | 8×16 | NA/97.50/65.0 | 48.363 | 60 | 4M | MFG. GL | N/A/64 | 16/24 |
| 69 |  | 640X480 | 4G | $8 \times 16$ | $80 \times 30$ | NA/50.00/25.1 | 31.5 | 60 | 2M | STD | 64/32 | 16/24 |
| 69 |  | 640X480 | 4G | $8 \times 16$ | $80 \times 30$ | NA/63.00/31.5 | 37.86 | 72 | 2M | STD | 64/64 | 16/24 |
| 69 |  | 640X480 | 4G | $8 \times 16$ | $80 \times 30$ | NA/63.00/31.5 | 37.5 | 75 | 2M | STD | $64 / 64$ | 16/24 |
| 6B |  | 800×600 | 4 G | $8 \times 16$ | 100×37.5 | NA/72.00/36.0 | 35.156 | 56 | 2M | MFG. GL | N/A/64 | 16/24 |
| 6B |  | $800 \times 600$ | 40 | $8 \times 16$ | 100×37.5 | NA/80.00/40.0 | 37.879 | 60 | 2M | MFG. GL | N/A/64 | 16/24 |
| 6C |  | 1024X768 | 4G | 8×16 | 128X48 | NA/89.80/44.9 | 35.52 | 871 | 4M | - | N/A/64 | 16/24 |

Notes:
I = Interlaced mode
Std = VESA monitor timing Standard
Mfg GL = VESA monitor timing Manufacturing Guideline

### 10.4 VGA BIOS STANDARD FUNCTIONS

OTI-64107 VGA BIOS functions are accessed by executing interrupt 10 h . The function code is placed in register AH. Additional parameters are placed in the registers as indicated in the function descriptions below.

Table 10.3 groups the BIOS functions by function. Table 10.4 orders the BIOS functions by function number.
Note that some of the following functions behave differently or expect different parameters based on whether the current display mode is text or graphics. Except where noted, these functions operate only in the VGA "compatible" Video Modes. When an Extended Video Mode has been set, it is assumed a driver is present to properly support the Operating System or Application Program under the increased resolution and/or color depth of the Extended Video Mode.

### 10.4.1 BIOS Functions (Sorted by function)

NameSet/Get Mode Functions
Set Mode ..... 0
Function
Get Video State ..... F
Set Active Page
Cursor Functions
Set Cursor Type ..... 1
Set Cursor Position ..... 2
Read Cursor Position ..... 3
Character/Attribute Functions
Write Character \& Attribute ..... 9
Write Character Only ..... A
Read Character \& Attribute ..... 8
Write TTY ..... E
Write String ..... 13
Scrolling Functions
Scroll Up ..... 6
Scroll Down ..... 7
Write Dot ..... C
Read Dot ..... D
Palette Functions
Set Color Palette ..... B
Set Palette Registers ..... 10
Miscellaneous Functions
Load Character Font Info ..... 11
Alternate Select ..... 12
Return DCC Info ..... 1A
Return Functionality Info ..... 1B
Save/Restore State ..... 1C

### 10.4.2 BIOS Function Summary (Sorted by Function, Subfunction Number)

| Function | Subfunction | Description |
| :---: | :---: | :---: |
| 00h |  | Set Mode |
| 01h |  | Set Cursor Type |
| 02h |  | Set Cursor Position |
| 03h |  | Read Cursor Position |
| 04h |  | Read Light Pen Position |
| 05h |  | Set Active Display Page |
| 06h |  | Scroll Active Page Up |
| 07h |  | Scroll Active Page Down |
| 08h |  | Read Character \& Attribute at Current Cursor Position |
| 09h |  | Write Character \& Attribute to Current Cursor Position |
| 0 Ah |  | Write Character Only to Current Cursor Position |
| 0Bh |  | Set Color Palette |
| 0 Ch |  | Write Dot |
| ODh |  | Read Dot |
| OEh |  | Write TTY-style to Active Page |
| 0 Fh |  | Return Current Video State |
| 10h |  | Set Palette Registers |
|  | 00h | Set Individual Palette Register |
|  | 01h | Set Overscan Register |
|  | 02h | Set All Palette Registers and Overscan Register |
|  | 03h | Toggle Intensity / Blinking Bit |
|  | 07h | Read Individual Palette Register |
|  | 08h | Read Overscan Register |
|  | 09h | Read All Palette Registers and Overscan Register |
|  | 10h | Set Individual Color Register |
|  | 12h | Set Block of Color Registers |
|  | 13h | Select Color Page |
|  | 15h | Read Individual Color Register |
|  | 17h | Read Block of Color Registers |
|  | 1 Ah | Read Current Color Page Number |
|  | 1Bh | Sum Color Values to Gray Scale |
| 11 h |  | Load Font Info |
|  | 00h | Load User Font |
|  | 01h | Load ROM Monochrome Font |
|  | 02h | Load ROM 8x8 Font |
|  | 04h | Load ROM $8 \times 16$ Font |
|  | 10h | Load User Font |
|  | 11h | Load ROM Monochrome Font |
|  | 12h | Load ROM 8x8 Font |
|  | 14h | Load ROM $8 \times 16$ Font |
|  | 20h | Load User Graphics Characters INT 1Fh (8x8) |
|  | 21h | Load User Graphics Characters |
|  | 22h | Load Graphics Mode ROM $8 \times 14$ Font |
|  | 23h | Load Graphics Mode ROM 8x8 Font |
|  | 24h | Load Graphics Mode ROM $8 \times 16$ Font |
|  | 30h | Return Character Font Information |


| Function | Subfunction |
| :---: | :---: |
| 12 h | 10 h |
|  | 20 h |
|  | 30 h |
|  | 31 h |
|  | 32 h |
|  | 33 h |
|  | 34 h |
|  | 35 h |
|  |  |
| 13 h |  |
| 1 Ah |  |
| 1 Bh |  |
| 1 Ch |  |

## Description

Alternate Select
Return Video Information
Select Alternate Print Screen Routine
Select Scan Lines for Text Modes
Default Palette Loading During Mode Set
Video Enable / Disable
Summing to Gray Scales
Cursor Emulation
Display Switch
Video Screen On / Off
Write Text Sting
Return Display Combination Code (DCC)
Return Functionality / State Info
Save / Restore Video State

### 10.4.3 Interrupt 10h Video Bios Functions

## Int 10h - Function 0h - Set Video Mode

Entry:
$\mathrm{AH}=0 \mathrm{~h}$
$\mathrm{AL}=$ Bit 7 has flag indicating to preserve/clear display memory
Bits 6-0 have video mode value (refer to Table 10.1, VGA-compatible modes, or Table 10.2, extended video modes

Exit: None
The Set Mode function sets the display system to one of the predefined text or graphics modes. The display memory may be cleared or preserved depending upon the state of AL bit 7 . Setting bit 7 of the AL register preserves the contents of display memory (although the appearance of the display may be altered if the new video mode interprets the display memory differently). Set Mode loads the appropriate character font into plane 2 , sets the default colors in the palette, and sets the cursor position to 0,0 for all pages. Refer to the tables at the beginning of this chapter for a list of the VGA-compatible video modes as well as the Oak extended video modes.

## Int 10h - Function 1h - Set Cursor Type

Entry: $\quad \mathrm{AH}=01 \mathrm{~h}$
$\mathrm{CH}=$ Cursor start line (bits 4-0)
$\mathrm{CL}=$ Cursor end line (bits 4-0)
Exit: None
Note: Setting Bit 5 in start line (CH) causes no cursor display
This function specifies the size of the cursor in text modes. Cursor size parameters are stored in the byte at 40:60h.

## Int 10h - Function 2h - Set Cursor Position

Entry:
$\mathrm{AH}=02 \mathrm{~h}$
DH = row
$\mathrm{DL}=$ column
$\mathrm{BH}=$ page number
Exit: None
This function updates the cursor position as indicated by the row and column coordinates in DH and DL. When the cursor position is set, all character writes and reads occur at that position ( 0,0 corresponds to the upper left corner of the display).

## Int 10h - Function 3h - Read Cursor Position

Entry:

$$
\begin{aligned}
& \mathrm{AH}=03 \mathrm{~h} \\
& \mathrm{BH}=\text { page number }
\end{aligned}
$$

Exit:

$$
\begin{aligned}
& \mathrm{DH}=\text { row } \\
& \mathrm{DL}=\text { column } \\
& \mathrm{CH}=\text { start scanline of cursor } \\
& \mathrm{CL}=\text { end scanline of cursor }
\end{aligned}
$$

This function reads and returns the cursor position for the specified display page.

## Int 10h - Function 5h - Set Active Page

Entry: $\quad$ AH $=05 h$
$\mathrm{AL}=$ new page value
Exit: None

Most text display modes have multiple displayable pages, or screen images. Only one screen, called the Active Page, is displayed at a time. The other pages are accessible by the CPU, but are not visible to the user. This function sets the active page for the current display mode.

The BIOS maintains a cursor position for each page. When selecting the active page, the cursor position for that page becomes active and is displayed. Paging can be used when it is desirable to hide screen updates and for animation effects.

## Int 10h - Function 6h - Scroll Active Page Up

Entry:

$$
\begin{array}{ll}
\mathrm{AH}= & 06 \mathrm{~h} \\
\mathrm{AL}= & \text { Number of lines (input lines blanked at bottom of window) } \\
& \quad \text { (AL }=0 \text { means blank entire window) } \\
\mathrm{BH} & =\text { Attribute to be used on blank line } \\
\mathrm{CH}, \mathrm{CL}= & \text { Row, column of upper left corner of scroll } \\
\mathrm{DH}, \mathrm{DL}= & \text { Row, column of lower right corner of scroll }
\end{array}
$$

Exit: None

## Int 10h - Function 7h - Scroll Active Page Down

```
Entry: \(\quad \mathrm{AH}=07 \mathrm{~h}\)
    \(\mathrm{AL} \quad=\) Number of lines (input lines blanked at top of window)
                                ( 0 means blank entire window)
    \(\mathrm{BH}=\) Attribute to be used on blank line
    \(\mathrm{CH}, \mathrm{CL}=\) Row, column of upper left corner of scroll
    \(\mathrm{DH}, \mathrm{DL}=\) Row, column of lower right corner of scroll
```

Exit: None

These two scrolling functions affect only the currently displayed active page, defining the area of the display which is moved. The calling program defines the top left corner and the bottom right corner of scroll window and the number of lines to be scrolled. The lines scrolled off the screen are lost. Note that a scroll function with "number of lines" equal to zero clears the specified window, so that all characters within that window are blanked. The attribute specified in BH is loaded into that window.

## Int 10h - Function 8h - Read Character and Attribute

Entry:

$$
\mathrm{AH}=08 \mathrm{~h}
$$

$\mathrm{BH}=$ page
Exit: $\quad \mathrm{AL}=$ Character read
$\mathrm{AH}=$ Attribute of character read (Alpha modes only) See Table 10.5
The Read Character and Attribute function reads and returns a character and the corresponding attribute from the current cursor position on the specified page. Any display page may be specified so the character may not be visible on the screen.
Note: Graphics modes must have a background color of 0 for this function to operate correctly.

## Int 10h - Function 9h - Write Character and Attribute

Entry: $\quad \mathrm{AH}=09 \mathrm{~h}$
$\mathrm{AL}=$ Character to write
BL $=$ Attribute of character (Alpha mode) See Table 10.5
$\mathrm{BL}=$ Color of character (Graphics mode)
$\mathrm{BH}=$ Display rage
CX = Number of times to write character
Exit: None
Note: In graphics mode, if Bit 7 of BL is 1, then the character is XOR'ed with the screen.

Int 10h - Function 0Ah - Write Character Only
Entry: $\quad \mathrm{AH}=0 \mathrm{Ah}$
$\mathrm{AL}=$ Character to write
$\mathrm{BH}=$ Display page
BL $=$ Foreground color (Graphics ONLY)
$\mathrm{CX}=$ Count of character to write
Exit: None
The Write Character Only function changes only the character data and not the corresponding attribute at the current cursor position.

## Int 10h - Function 0Bh - Set Color Palette

Entry:
$\mathrm{AH}=0 \mathrm{Bh}$
$\mathrm{BH}=$ Palette color ID being set ( $0-127$ )
$\mathrm{BL}=$ Color value to be used with that color ID
Where: $\quad$ Color $\mathrm{ID}=0$ selects the background color ( $0-15$ )
Color $\mathrm{ID}=1$ selects the palette to be used:

$$
\begin{aligned}
& 0=\operatorname{Green}(1) / \operatorname{Red}(2) / \operatorname{Brown}(3) \\
& 1=\operatorname{Cyan}(1) / \operatorname{Magenta}(2) / \text { White }(3)
\end{aligned}
$$

Exit: None
In $40 \times 25$ or $80 \times 25$ text modes, the value set for palette color 0 indicates the border color ( $0-31$, where $16-31$ select the high-inter sty background set.)
This function is provided for compatibility with the CGA BIOS. For the VGA, this function is needed only for $320 \times 200$ ( 4 -color) graphics. The VGA palette function 10 h (Set Palette Registers) provides a super-set of this functions capabilities.

## Int 10h - Function 0Ch - Write Dot

Entry:
$\mathrm{AH}=0 \mathrm{Ch}$
$\mathrm{BH}=$ Page
DX = Row number
CX = Column number
$\mathrm{AL}=$ Color value for pixel
Exit: None
Note: If Bit 7 of $\mathrm{AL}=1$, then the color value is XOR'ed with the current contents of the dot.

This function writes a single pixel of the specified color at the specified pixel row and pixel column of the indicated display page. The color value can range from 0 to 255 depending on the display mode. In 4 -color modes, the color value may be $0-3$; in a 16 -color mode, the color value may be $0-15$; in a 256 -color mode, the color value must be in the range 0-255. All VGA modes except mode 13 h can also do an XOR on the current contents of the display, which is useful for display effects such as "rubber banding" and highlighting.

## Int 10h - Function 0Dh - Read Dot

Entry:

$$
\begin{aligned}
& \mathrm{AH}=0 \mathrm{Dh} \\
& \mathrm{BH}=\text { Page } \\
& \mathrm{DX}=\text { Pixel Row number } \\
& \mathrm{CX}=\text { Pixel Column number }
\end{aligned}
$$

Exit: $\quad \mathrm{Al}=$ Color of dot read
This function reads and returns a single pixel from the specified pixel row and pixel column of the specified display page. The function return the color value of the pixel in the AL register. The color value can range from 0 to 255 depending on the number of colors displayable by the current display mode.

## Int 10h - Function 0Eh - Write TTY

The Write TTY function writes a character to the screen and update the cursor position automatically. When the cursor reaches the right side of the screen it wraps to the beginning of the next line. When the cursor reaches the bottom of the screen it automatically scrolls the screen up by one line.

Entry:
$\mathrm{AH}=0 \mathrm{Eh}$
$\mathrm{AL}=$ Character to write
$\mathrm{BL}=$ Foreground color in graphics mode
Exit:
None
Note: The screen width and height in characters depends on the current display mode.
Certain characters are interpreted by Write TTY and result in the following actions:

- CR (carriage return, ASCII 0 Dh ) resets the cursor to column 0 on the same line
o LF (line feed, ASCII OAh) moves the cursor down one character row, leaving the column position unchanged. If the cursor reaches the bottom of the screen, the screen is scrolled up by one row.
o BS (back space, ASCII 08h) moves the cursor back by one character position
o BL (bell, ASCII 07h) cause the speaker to "beep" once, leaving the cursor position unchanged


## Int 10h - Function 0Fh - Get Video State

Get Video State reads and returns information about the state of the display system.
Entry:

$$
\mathrm{AH}=0 \mathrm{Fh}
$$

Exit:

$$
\begin{aligned}
\mathrm{AL}=\quad & \text { Bit } 7=\text { "preserve/clear" display bit from last Set Mode } \\
& \text { Bits } 6-0=\text { current display mode }
\end{aligned}
$$

$\mathrm{AH}=$ number of character columns on screen
$\mathrm{BH}=$ active display page
Note: If the program uses the no blank option on the Set Mode function, this will be returned in the Get Video State function. This flag (mode byte msb) will be set if the last call to set mode was to not blank the screen.

## Int 10h - Function 10h - Set Palette Registers

The Set Palette Registers function allows a program to set all 256 indexed colors available in the VGA modes.
Entry:

$$
\begin{aligned}
& \mathrm{AH}=10 \mathrm{~h} \\
& \\
& \mathrm{AL}=0: \\
& \quad \begin{array}{l}
\text { Set individual palette register: } \\
\\
\\
\mathrm{BL}=\text { Palette register to be set } \\
\mathrm{BH}=\text { Value to set }
\end{array}
\end{aligned}
$$

$\mathrm{AL}=1$ : Set overscan register:
BH $=$ Value to set
$\mathrm{AL}=2$ : Set palette registers and overscan:
ES:DX = Pointer to 17 byte table: Bytes $0-15$ are palette values
Byte 16 is the overscan value
$\mathrm{AL}=3:$ Toggle intensify / blinking bit:
$\mathrm{BL}=0$ : Enable intensify
$\mathrm{BL}=1$ : Enable blinking
This redefines one of the bits in the attribute code to allow for 16 background colors. When intensify is enabled it provides 16 background colors and 16 foreground colors. When blinking is enabled it provides 8 background colors plus a blinking character.
$\mathrm{AL}=7$ : Read individual palette register
$\mathrm{BL}=$ Palette register to be read
BH = Value Read
$\mathrm{AL}=8$ : Read overscan register
$\mathrm{BH}=$ Value read
$\mathrm{AL}=9$ : Read all palette registers and overscan
ES:DX = Pointer to 17 byte table: Bytes $0-15$ are palette values Byte 16 is the overscan value
$\mathrm{AL}=10 \mathrm{~h}:$ Set individual color register
$\mathrm{BX}=$ Color register number
$\mathrm{CH}=$ Green value
$\mathrm{CL}=$ Blue value
DH $=$ Red value
$\mathrm{AL}=12 \mathrm{~h}$ :Set Block of color registers
BX = Number of first color register
CX = Number of registers to be set
ES:DX = Pointer to a table of color values.
The table should contain color values be in the sequence:<(red,green, blue), (red,green,blue).... (red,green,blue)>

```
Al = 13h:Select color page
    BH}=\mathrm{ Paging mode or value
    BL =0 selects paging mode
    BH}=0\mathrm{ selects four pages of 64 color registers
    BH=1 selects 16 pages of color registers
    BL = 1 selects page:
    BH = Numoer of the required page (0-3 or 0-15)
```

$$
\begin{aligned}
& \mathrm{AL}=15 \mathrm{~h}: \text { Read individual color register } \\
& \mathrm{BX}=\text { Number of color register } \\
& \mathrm{CH}=\text { Green value } \\
& \mathrm{CL}=\text { Blue value } \\
& \mathrm{DH}=\text { Red value }
\end{aligned}
$$

$\mathrm{AL}=17 \mathrm{~h}$ :Read block of color registers
$B X=$ Number of first color register
$C X=$ Number of registers to be read
$\mathrm{ES}: \mathrm{DX}=$ Pointer to a table to receive the color values
The table contains color values in the sequence<(red,green,blue), (red,green,blue)...(red,green, blue)>
$\mathrm{AL}=1 \mathrm{Ah}:$ Read current color page number
$\mathrm{BH}=$ Current page
$\mathrm{BL}=$ Paging mode
$\mathrm{AL}=1 \mathrm{Bh}:$ Sum color values to gray scale
$\mathrm{BX}=$ First color register to be summed
$C X=$ Number of registers to sum
Exit:
None

## Int 10h - Function 11h - Load Character Font Info

Programs may load the character font sets used in the text modes. The fonts are saved in plane 2 of display memory. When in a text mode, the character font information for each character is retrieved from plane 2 and displayed at the proper position on the display.

Up to eight 256 -character fonts may be stored. Two fonts may be displayed at any one time.
The character font load function should only be called after a Set Mode operation and before changing any of the characteristics of the display such as the cursor size. This is because loading a character font causes the VGA registers to be reprogrammed so that the BIOS can load the font.

| Entry: | $\mathrm{AH}=11 \mathrm{~h}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathrm{AL}=0 \mathrm{xh}$ | Initiate mode set, completely resetting the video environment but maintaining display memory: |  |
|  | $\mathrm{AL}=00 \mathrm{~h}$ | Load User Font $\mathrm{ES}: \mathrm{BP}=$ Pointer to user table |  |
|  |  |  |  |
|  |  | $\mathrm{CX}=$ Count to store |  |
|  |  | DX $=$ Character offset into table |  |
|  |  | BH $=$ Number of bytes per character | BL $=$ Block to load |
|  | $\mathrm{AL}=01 \mathrm{~h}$ | Load ROM Monochrome Font: | BL $=$ Block to load |
|  | $\mathrm{AL}=02 \mathrm{~h}$ | Load ROM 8x8 Double Dot Font: | $\mathrm{BL}=$ Block to load |
|  | $\mathrm{AL}=03 \mathrm{~h}$ | Set Block Specifier |  |
|  |  | BL $=$ Font Block Specifier | Attr bit-3 $=1$, font 0-3 |
|  |  |  | Attr bit-3 $=0$, font 0-3 |

Note: When using $\mathrm{AL}=3$, a function call of $\mathrm{AX}=1000 \mathrm{~h}, \mathrm{BX}=0712 \mathrm{~h}$ is recommended to set the color planes resulting in 512 characters and eight consistent colors AL $=04 \mathrm{~h}$ Load ROM $8 \times 16$ character set:

BL $=$ Target block

| $\mathrm{AL}=1 \mathrm{xh}$ | Similar to ( $\mathrm{AL}=0 \mathrm{x}$ ) functions except that: |
| :---: | :---: |
|  | - Page 0 must be active |
|  | - POINTS (bytes/character) will be recalculated |
|  | - ROWS will be recalculated from: |
|  | INT((200,350 or 400)/POINTS) - 1 |
|  | - CRT_LEN will be calculated from: (ROWS + 1) * CRT_COLS * 2 |
|  | - The CRTC will be reprogrammed as follows: |
|  | CR09 $=$ POINTS -1 (only in mode 7) (Max Scan Line) |
|  | CR0A $=$ POINTS -2 (Cursor Start) |
|  | $\mathrm{CROB}=0 \quad$ (Cursor End) |
|  | CR12 $=($ (ROWS +1$) *$ POINTS) $-1 \quad$ (Vert Disp End) |
|  | CR14 = POINTS (Underline Loc) |

The above register calculations must be close to the original table values or undetermined results will occur. The functions in this group should only be called immediately after a mode set or undetermined results will occur.

| $\mathrm{AL}=10 \mathrm{~h}$ | Load User Font |  |
| :---: | :---: | :---: |
|  | ES: $\mathrm{BP}=$ Pointer to user table |  |
|  | CX $=$ Count to store |  |
|  | DX = Character offset into table |  |
|  | BH $=$ Number of bytes per character | $\mathrm{BL}=\mathrm{Block}$ to load |
| $\mathrm{AL}=11 \mathrm{~h}$ | Load ROM Monochrome Font: | $\mathrm{BL}=$ Block to load |
| $\mathrm{AL}=12 \mathrm{~h}$ | Load ROM $8 \times 8$ Double Dot Font: | BL $=$ Block to load |
| $\mathrm{AL}=14 \mathrm{~h}$ | Load ROM $8 \times 16$ character set: | $\mathrm{BL}=$ Target block |
| $\mathrm{AL}=20 \mathrm{~h}$ | Load user graphics characters Int 1Fh (8x8) ES:BP = Pointer to user table |  |
| $\mathrm{AL}=21 \mathrm{~h}$ | Load user graphics characters $\quad$ ES: $B P=$ Pointer to user table |  |
|  |  |  |
|  | $\mathrm{BL}=$ Row specifier | $\mathrm{BL}=0$ User (DL = Rows) |
|  |  | $\mathrm{BL}=114$ (0Eh) |
|  |  | $\mathrm{BL}=225$ (19h) |
|  |  | $\mathrm{BL}=343$ (2Bh) |
| $\mathrm{AL}=22 \mathrm{~h}$ | Load ROM $8 \times 14$ Font: | $\mathrm{BL}=$ Row specifier |
| $\mathrm{AL}=23 \mathrm{~h}$ | Load ROM $8 \times 8$ Font: | BL $=$ Row specifier |
| $\mathrm{AL}=24 \mathrm{~h}$ | Load Graphics mode ROM $8 \times 16$ set |  |
|  | $\mathrm{BL}=$ Number of rows on the screen: |  |
|  | $\mathrm{BL}=1-14$ rows |  |
|  | $\mathrm{BL}=2-25$ rows |  |
|  | $\mathrm{BL}=3-43$ rows |  |
| $\mathrm{AL}=30 \mathrm{~h}$ | Get Font Information |  |
|  | $\mathrm{BH}=0$ Return Int 1Fh Pointer |  |
|  | BH $=1$ Return Int 44h Pointer |  |
|  | $\mathrm{BH}=2$ Return ROM $8 \times 14$ Font Pointer |  |
|  | $\mathrm{BH}=3$ Return ROM $8 \times 8$ Font Pointer |  |
|  | BH $=4$ Return ROM $8 \times 8$ Font Pointer (Top) |  |
|  | $\mathrm{BH}=5$ Return ROM Alternate $9 \times 14$ Pointer |  |
|  | $\mathrm{BH}=6$ Return ROM $8 \times 16$ Font Pointer |  |
|  | $\mathrm{BH}=7$ Return $9 \times 16$ Replacement Font Pointer |  |
| CX $=$ Points |  |  |
| DL = Rows |  |  |
| ES:BP = Pointer to table |  |  |

Exit:
CX $=$ Points
DL = Rows
ES:BP = Pointer to table

## Int 10h - Function 12h - Subfunction10h - Get Video Configuration Info

Entry:

$$
\mathrm{AH}=12 \mathrm{~h}
$$

$\mathrm{BL}=10 \mathrm{~h}: \quad$ Subfunction number
Exit:

$$
\begin{aligned}
& \mathrm{BH}=0: \\
& \mathrm{BH}=1: \\
& \mathrm{BL}=\text { Memory Size: } 0=64 \mathrm{~K}, 1=128 \mathrm{~K}, 2=193 \mathrm{~K}, 3=256 \mathrm{~K} \\
& \mathrm{CH}=\text { Feature } \mathrm{Kits} \\
& \mathrm{CL}=\text { Switch Settings }
\end{aligned}
$$

This function retrieves configuration and mode information from the display subsystem.

## Int 10h - Function 12h - Subfunction 20h - Select Alternate Print Screen

Entry
$\mathrm{AH}=12 \mathrm{~h}$
$\mathrm{BL}=20 \mathrm{~h}$ :
Subfunction number
Exit: None
The Select Alternate function selects an alternate Print Screen routine instead of the standard system BIOS ROM Print Screen routine. The alternate Print Screen routine prints all of the rows on the screen Many standard system board Print Screen routines print only 25 lines. This function works only in text modes, not graphics modes.

## Int 10h - Function 12h - Subfunction 30h - Select Scan Lines

Entry:

Exit:
$\mathrm{AH}=12 \mathrm{~h}$
AL $=$ Number of scan lines: $0=200$ lines, $1=350$ lines, $2=400$ lines
$\mathrm{BL}=30 \mathrm{~h} \quad$ Subfunction number
Exit: $\quad \mathrm{AL}=12 \mathrm{~h} \quad$ Indicates function is supported
This function sets the number of scan lines in text mode, and takes effect in the next mode set.

Int 10h - Function 12h - Subfunction 31h -Default Palette Loading
Entry:

Exit: $\quad \mathrm{AL}=12 \mathrm{~h} \quad$ Indicates function is supported
This function sets a bit in the BIOS Data Area to enable/disable palette loading on Mode Sets. When palette loading is disabled, neither the internal palette nor the DAC will be modified during Mode Sets or other BIOS calls.
Int 10h - Function 12h - Subfunction32h - Video Enable/Disable
Entry:

Exit:

| $\mathrm{AH}=12 \mathrm{~h}$ |  |
| :--- | :--- |
| $\mathrm{AL}=0$ | Enable palette loading |
| $\mathrm{AL}=1$ | Disable palette loading |
| $\mathrm{BL}=31 \mathrm{~h}$ | Subfunction number |
| $\mathrm{AL}=12 \mathrm{~h}$ | Indicates function is supported |

$\mathrm{AL}=0 \quad$ Enable palette loading
$\mathrm{AL}=1 \quad$ Disable palette loading
$\mathrm{BL}=31 \mathrm{~h} \quad$ Subfunction number
then lion

This function enables/disables CPU access to the video subsystem. When the video subsystem is disabled, all I/O Port accesses and display memory accesses are disabled.

## Int 10h - Function 12h - Subfunction 33h - Gray Scale Summing

Entry:

Exit:

$$
\begin{array}{ll}
\mathrm{AH}=12 \mathrm{~h} & \\
\mathrm{AL}=0 & \text { Enable summing } \\
\mathrm{AL}=1 & \text { Disable summing } \\
\mathrm{BL}=33 \mathrm{~h} & \text { Subfunction number } \\
\mathrm{AL}=12 \mathrm{~h} & \\
\end{array}
$$

This function enables/disables the conversion of RGB color values to gray based on a weighting of $30 \%$ red, $59 \%$ green and $11 \%$ blue.

## Int 10h - Function 12 h- Subfunction 34h - Cursor Emulation

Entry:
$\mathrm{AH}=12 \mathrm{~h}$
$\mathrm{AL}=0 \quad$ Enable emulation
$\mathrm{AL}=1 \quad$ Disable emulation
$B L=34 h \quad$ Subfunction number
Exit: $\quad \mathrm{AL}=12 \mathrm{~h} \quad$ Indicates function is supported
This function enables/disables BIOS cursor emulation. When cursor emulation is disabled, the cursor start/stop is set exactly by the cursor type BIOS function. When cursor emulation is enabled, the following algorithm is used:

Parameters Cursor Type

| Bit $5=1$ | No cursor |
| :--- | :--- |
| START $<E N D=<3$ | Overbar cursor |
| START $+2>=E N D$ | Underline cursor |
| START $=>2$ | half-block cursor |
| START $=<2$ | Full-block cursor |
| or END $<$ START |  |

## Int 10h - Function 12h - Subfunction 35h - Display Switch

Entry:

Exit: $\quad \mathrm{AL}=12 \mathrm{~h} \quad$ Indicates function is sumported
This function supports using two video subsystems in the same computer. It is used when two video subsystems overlap in I/O address space.
Int 10h - Function 12h - Subfunction 36h - Video Screen On/Off
Entry:
$\mathrm{AH}=12 \mathrm{~h}$
$\mathrm{AL}=0 \quad$ Enable video output
$\mathrm{AL}=1$ Disable video output
$B L=36 h$
Subfunction number
Exit:

$$
\mathrm{AL}=12 \mathrm{~h}
$$

Indicates function is supported
This function enables/disables screen refresh. Disabling screen refresh gives the CPU full access to display memory ince the CRTC does not compete for display memory access.

## Int 10h - Function 13h - Write String

The Write String function writes a string of text containing one or more characters to the display. It also allows a program to write a fixed attribute for the whole screen, or a character and an attribute for each position on the screen. An option is provided to update the cursor position or to leave the cursor in the original position.

Entry:

$$
\begin{aligned}
& \mathrm{AH}=13 \mathrm{~h} \\
& \mathrm{ES}: \mathrm{BP}=\text { Pointer to string to be written } \\
& \mathrm{CX}=\text { Character only count } \\
& \mathrm{DX}=\text { Cursor position to begin string } \\
& \mathrm{BH}=\text { Page number }
\end{aligned}
$$

$\mathrm{AL}=0:$ Fixed attribute, cursor not moved
$\mathrm{BL}=$ attribute
$\mathrm{AL}=1:$ Fixed attribute, cursor is moved
$\mathrm{BL}=$ attribute
$\mathrm{AL}=2$ : String includes attributes, cursor not moved
$\mathrm{AL}=3$ : String includes attributes, cursor is moved
Exit:
None
When $\mathrm{AL}=0$ or $\mathrm{AL}=1$, the string contains characters only ( $\langle\mathrm{char}\rangle,\langle\mathrm{char}\rangle, \ldots$ ). When $\mathrm{AL}=2$ or $\mathrm{AL}=3$ the string contains character/attribute pairs ( $<$ char>, <attr>), (<char>, <attr>), ...), with an attribute following each character.

The Write String function also treats the CR, LF, BS and Bell codes similar as the Write TTY function does.
Int 10h - Function 1Ah - Return Display Combination Code (DCC)
Entry:
$\mathrm{AH}=1 \mathrm{Ah}$
$\mathrm{AL}=0$

Exit: $\quad \mathrm{AL}=1 \mathrm{Ah} \quad$ Indicates function is supported
BL $=$ Active Display Device (see table below)
$\mathrm{BH}=$ Alternate Display Device (see table below)

$$
\begin{array}{ll}
00 \mathrm{~h}=\text { No Display } & 07 \mathrm{~h}=\text { VGA (mono) } \\
01 \mathrm{~h}=\mathrm{MDA} & 08 \mathrm{~h}=\text { VGA (color) } \\
02 \mathrm{~h}=\mathrm{CGA} & 09 \mathrm{~h}=\text { (reserved) } \\
03 \mathrm{~h}=\text { (reserved) } & 0 \mathrm{Ah}=\text { (reserved) } \\
04 \mathrm{~h}=\mathrm{EGA} \text { (mono) } & 0 \mathrm{Bh}=\text { MCGA (mono) } \\
05 \mathrm{~h}=\mathrm{EGA} \text { (color) } & 0 \mathrm{Ch}=\mathrm{MCGA} \text { (color) }
\end{array}
$$

This function returns the display type.

## Int 10h - Function 1Bh - Return Functionality/State Information

Entry:
$\mathrm{AH}=1 \mathrm{Bh}$
$B X=0$
$\mathrm{ES}: \mathrm{DI}=$ Pointer to target buffer
Exit: $\quad \mathrm{AL}=1 \mathrm{Bh}$ indicates function is supported $\mathrm{ES}: \mathrm{DI}=$ points to the table described in the table below.

Return Functionality/State Information Table
Entry: $\quad B X=00 h$
$\mathrm{ES}: \mathrm{DI}=$ Buffer of size 40 h bytes
(DI +00 h ) word - Offset to static functionality information
(DI +02 h ) word - Segment to static functionality information
Video States:(The following information is dynamically generated and reflects the current video state.)
(DI + 04h) byte - Video mode
(DI +05 h ) byte - Columns on screen (character columns on screen)
(DI +07 h word - Length of regenerator buffer (bytes)
(DI +09 h ) word - Starting address in regenerator buffer
(DI +0 Bh ) word - Cursor position for eight display pages (row, column)
(DI +1 Bh ) word - Cursor type setting (cursor start/end value)
(DI + 1Dh) byte - Active display page
(DI + 1Eh) word - CRT controller address (3Bx-monochrome, 3Dx-color)
(DI +20 h ) byte - Current setting of $3 \times 8$ register
(DI +21 h ) byte - Current setting of $3 \times 9$ register
(DI +22 h ) byte - Rows on screen (character lines on screen)
(DI +23 h ) word - Character height (scan lines per character)
(DI $+25 h$ ) byte - Display combination code (active)
(DI +29 h ) byte - Display combination code (alternate)
(DI +27 h ) word - Colors supported for current video mode
( $\mathrm{DI}+29 \mathrm{~h}$ ) byte - Display pages supported for current video mode
(DI +2 Ah ) byte - Scan lines in current video mode
$=0-200$ scan lines
$=1-350$ scan lines
$=2-400$ scan lines
$=3-480$ scan lines
$=4$ to 255 - reserved
(DI +2Bh) - Primary character block
$=0-$ Block 0
$=1$ - Block 1
$=2-$ Block 2
.....
$=255-$ Block 255
This information is based on block specifier. [See $(\mathrm{AH})=11 \mathrm{~h},(\mathrm{AL})=03 \mathrm{~h}]$
(DI +2 Dh ) - Miscellaneous state information
Bits 7, 6 - Reserved
Bit 5=0 - Background intensity
$=1$ - Blinking
Bit $4=1$ - Cursor emulation active
Bit $3=1$ - Mode set default palette loading disabled
Bit 2 = 1 - Monochrome display attached
Bit $1=1$ - Summing active
Bit $0=1$ - All modes on all displays active
(DI +2 Eh ) byte - Reserved
(DI +2 Fh ) byte - Reserved

```
(DI + 30h ) byte - Reserved
(DI + 31h) byte - Video memory available
    =0-64B
    =1-128KB
    =2-192KB
    =3-256KB
    =4 to 255 - Reserved
(DI + 32h) byte - Save pointer state information
    Bits 7, 6-Reserved
    Bit 5 = 1 - DCC extension active
    Bit 4 = 1 - Palette override active
    Bit 3 =1 - Graphics font override active
    Bit 2 =1 - Alpha Font override active
    Bit 1 =1 - Dynamic save area active
    Bit 0=1-512 character set active
(DI + 33h) to (DI + 3Fh)13 bytes - Reserved
Format of static functionality table:
    0= Not supported
    1 = Supported
(00h) byte - Video modes
Bit \(7=\) Mode 07h
Bit \(6=\) Mode 06h
Bit \(5=\) Mode 05 h
Bit \(4=\) Mode 04h
Bit \(3=\) Mode 03 h
Bit \(2=\) Mode 02h
Bit \(1=\) Mode 01h
Bit \(0=\) Mode 00 h
(01h) byte - Video modes
Bit \(7=\) Mode 0Fh
Bit \(6=\) Mode 0Eh
Bit \(5=\) Mode 0Dh
Bit \(4=\) Mode 0Ch
Bit \(3=\) Mode 0Bh
Bit \(2=\) Mode OAh
Bit \(1=\) Mode 09h
Bit \(0=\) Mode 08 h
(02h) byte - Video modes
Bit 7 to 4 -Reserved
Bit \(3=\) Mode 13 h
Bit \(2=\) Mode 12 h
Bit \(1=\) Mode 11 h
Bit \(0=\) Mode 10 h
See \((A H)=00 \mathrm{~h}\) for video mode information
(03h ) to (07h) 4 bytes - Reserved
(07h) byte - Scan lines available in text modes
```

Bit 7 to 3 -Reserved
Bit $2=400$ scan lines
Bit $1=350$ scan lines
Bit $0=200$ scan lines
See $(A H)=12 \mathrm{~h},(\mathrm{BL})=30 \mathrm{~h}$ for text mode scan line selection .
(08h) byte - Character blocks available in text modes
(09h) byte - Maximum number of active character blocks in text modes
See $(\mathrm{AH})=11 \mathrm{~h}$ for character block loading interfaces.
(0Ah) byte - Miscellaneous functions
Bit $7=$ Color paging [see $(\mathrm{AH})=10 \mathrm{~h}]$
Bit $6=$ Color palette [see $(\mathrm{AH})=10 \mathrm{~h}]$
Bit $5=\mathrm{EGA}$ palette $[$ see $(\mathrm{AH})=10 \mathrm{~h}]$
Bit $4=$ Cursor emulation [see $(\mathrm{AH})=01 \mathrm{~h}$ ]
Bit $3=$ Mode set default palette loading [see $(\mathrm{AH})=0 \mathrm{~h}]$
Bit $l=$ Summing $[s e e(A H)=10 \mathrm{~h}$ and $(\mathrm{AH})=12 \mathrm{~h}]$
Bi. $\nu=$ All modes on all displays
( 0 Bh ) byte - Miscellaneous functions
Bi: 7 to 4 Reserved
Bit $3=\mathrm{DCC}[$ see $(\mathrm{AH})=1 \mathrm{Ah}]$
Bit $2=$ Background intensity/blinking control [see $(\mathrm{AH})=10 \mathrm{~h}]$
Bit $1=$ Save/restore $[$ see $(\mathrm{AH})=1 \mathrm{Ch}]$
Bit $0=$ Light pen [see $(\mathrm{AH})=04 \mathrm{~h}]$
( 0 Ch to 0 Dh ) 2 bytes - Reserved
( 0 Eh ) byte - Save pointer functions
Bits 7, 6 -Reserved
Bit $5=$ DCC extension
Bit $4=$ Palette override
Bit $3=$ Graphics font override
Bit $2=$ Alpha font override
Bit $1=$ Dynamic save area
Bit $0=512$-character set
(0Fh) byte - Reserved
Int 10h - Function 1Ch - Save/Restore Video State
Entry: $\quad \mathrm{AH}=1 \mathrm{Ch}$
$\mathrm{AL}=00 \mathrm{~h} \quad$ Return size of save/restore buffer
CX -
Requested states (see supported save/restore states below)
Ex $\div \quad \mathrm{AL}=1 \mathrm{Ch} \quad$ Indicates function is supported
BX Save/restore buffer size block count [number of 64-bytes blocks for saving requested states in (CX)]

Entry: $\quad \mathrm{AL}=01 \mathrm{~h}$
Save video state
Requested states (see supported save/restore states below)
(ES:BX) Buffer pointer to save state
Exit: $\quad \mathrm{AL}=1 \mathrm{Ch}$
Indicates function is supported
Entry: $\quad \mathrm{AL}=2 \mathrm{~h}$
Restore video state
CX ES:BX

Exit: $\quad \mathrm{AL}=1 \mathrm{Ch} \quad$ Indicates function is supported
Supported save/restore states:
Bit 15 to 3 - Reserved and set to 0
Bit $2=1-$ Save/restore video DAC state and color registers
Bit $1=1$ - Save/restore video BIOS data area
Bit $0=1$ - Save/restore video hardware state
This function completely saves or restores the video state to or from a buffer in RAM at the address specified by the calling program. The program should first call this function with $A L=0$ to determine the necessary RAM buffer size. The current video state is altered during a Save State operation. To maintain the current video state, perform a Restore State operation after saving the video state.

### 10.5 BIOS DATA STRUCTURES AND TABLES

### 10.5.1 Video Display BIOS Data Area

The Video BIOS routines maintain several variables in the BIOS Data Area at Segment 40h. The table below provides a summary of these variables' addresses, their sizes, and their contents.

| Address <br> (Segment:Offset) | Type | Description |
| :---: | :---: | :---: |
| 0040:0049 | Byte | Current BIOS video mode number |
| 0040:004A | Word | Number of displayed character columns |
| 0040:004C | Word | Size of video buffer in bytes |
| 0040:004! | Word | Offset of start of video buffer |
| 0040:0050 | Word | Array of eigh wrds containing the cursor position for each of eight possible video pages. The high-orde byte of each word contains the character row, the low-order byte the character column. |
| 0040:0060 | Word | Starting and ending lines for alphanumeric cursor. The hi $\xi^{n-o r d e r ~ b y t e ~ c o n t a i n s ~ t h e ~}$ starting (top) line; the low-order byte contains the ending (bottom) line. |
| 0040:0062 | Byte | Currently displayed video page number |
| 0040:0063 | Word | I/O port address of CRT Controller's Address register (3B4h for monochrome, 3D4h for color). |
| 0040:0065 | Byte | Current value for Mode Control register (3B8h on MDA, 3D8h on CGA). On the VGA, the value emulates those used on the MDA and CGA. |
| 0040:0066 | Byte | Current value for the CGA Color Select register (3D9h). On the VGA, the value emulates those used on the MDA and CGA. |
| 0040:0084 | Byte | Number of displayed character rows - 1 |
| 0040:0085 | Word | Height of character matrix |
| 0040:0087 | Byte | (See description next page) |
| 0040:0088 | Byte | (See description next page) |
| 0040:0089 | Byte | Miscellaneous flags (See description next page) |
| 0040:008A | Byte | Display Combination Code table index |
| 0040:00A8 | Dword | Pointer to BIOS Save Area (See Section 10.5.2) |

Mapping of INFO byte at 0040:0087 in the BIOS Data Area.
Bit Description
$7 \quad$ Preserve/Clear display bit from last Mode Set (AL Register Bit 7 passed to INT 10h function 0)
6-5 Display Memory Size:
$00=64 \mathrm{~K}$
$01=128 \mathrm{~K}$
$10=192 \mathrm{~K}$
$11=256 \mathrm{~K}$
(Reserved)
$\begin{array}{ll}4 & \text { (Reserved) } \\ 3 & 1-\text { video susbsystem is inactive }\end{array}$
2 (Reserved)
$1 \quad 1$-video subsystem is attached to monochrome display
$0 \quad 1$-alphanumeric cursor emulation is enabled
Mapping of INFO_3 byte at 0040:0088 in the BIOS Data Area. Bits 4 through 7 contain the power-on status of the feature connector. Bits 0 through 3 contain the settings of the four "configuration switches" (VGA-compatible BIOSes emulate the switch values based on the type of display attached).

Bit Description
7 Input from feature connector on FEAT1 (bit 6 of Input Status register 0) in response to output on FC1 (bit 1 of Feature Control register)
6 Input from feature connector on FEAT0 (bit 5 of Input Status register 0) in response to output on FC1 (bit 1 of Feature Control register)
5 Input from feature connector on FEAT1 (bit 6 of Input Status register )) in response to output on FC0 (bit 0 of Feature Control register)
4 Input from feature connector on FEAT0 (bit 5 of Input Status register 0) in response to output on FC0 (bit 0 of Feature Control register)
3 Configuration switch 4 ( 1 -off, 0 - on)
2 Configuration switch 3 ( 1 -off, 0 - on)
1 Configuration switch 2 ( 1 -off, 0 - on)
$0 \quad$ Configuration switch 1 ( 1 -off, 0 - on)
Mapping of Flags byte at 0040:0089 in the BIOS Data Area.

## Bit Description

7 Alphanumeric scan lines (with bit 4):

| bit 7 | $\frac{\text { bit } 4}{}$ |  |
| :--- | :--- | :--- |
| 0 | 0 |  |
| 0 | 1 | 350-line mode |
| 1 | 0 | 400-line mode |
| 1 | 1 | 200-line mode |
| 1 | (Reserved) |  |

$6 \quad 1$-display switching is enabled
0 - display switching is disabled
5 (Reserved)
4 (see bit 7)
$3 \quad 1$-default palette loading disabled
0 - default palette loading enabled
2 1-using monochrome monitor
$1 \quad 1$-gray scale summing enabled
0 - gray scale summing disabled
$0 \quad 1$ - VGA active
0 - VGA not active
Video BIOS routines dynamically update the values in the BIOS Data Area to reflect the status of the video subsystem. Programs which directly modify the display subsystem environment without using INT 10h Video BIOS calls must update the relevant variables in the BIOS Data Area, otherwise subsequent calls to video BIOS routines will malfunction.

### 10.5.2 Save Areas

The Video BIOS maintains several "save areas", where video hardware and BIOS information is saved by certain BIOS routines. The video BIOS can use these save areas to supplement the BIOS Data Area. The save areas may also be used to override the video BIOS defaults for character sets, palette programming, and other configuration functions.

The video BIOS save areas are linked by a set of doubleword (segment:offset) pointers (see figure below). Use the doubleword pointer at 0040:00A8 in the BIOS Data Area to locate the save areas. This pointer contains the address of the SAVE POINTER table, which contains the addresses of as many as seven data structures, each with its own unique format and data.

The fifth address in the SAVE POINTER table is that of the SECONDARY SAVE POINTER table. This table also contains the addresses of several data structures with contents relating to the functioning of the video hardware and the BIOS.


## SAVE POINTER table

| Offset | Type | Description |
| :--- | :--- | :--- |
| 0 | Dword | Address of Video Parameter table |
| 4 | Dword | Address of Parameter Save Area |
| 8 | Dword | Address of Alphanumeric Character Set Override |
| 0 Ch | Dword | Address of Graphics Charcter Set Override |
| 10 h | Dword | Address of Secondary Save Pointer table |
| 14 h | Dword | (Reserved) |
| 18 h | Dword | (Reserved) |

## SECONDARY SAVE POINTER table

| Offset | Type | Description |
| :--- | :--- | :--- |
| 0 | Word | Length of Secondary Save Pointer table in bytes |
| 2 | Dword | Address of Display Combination Code table |
| 6 | Dword | Address of second Alphanumeric Character Set Override |
| 0 Ah | Dword | Address of User Palette Profile table |
| 0 Eh | Dword | (Reserved) |
| 12 h | Dword | (Reserved) |
| 16 h | Dword | (Reserved) |

Aside from the SAVE POINTER and SECONDARY SAVE POINTER tables, the only data structures predefined by the Video BIOS are the Video Parameter table and the Display Combination Code table. Thus, the only initialized pointers in the SAVE POINTER table are for the Video Parameter table and the SECONDARY SAVE POINTER table. The only initialized pointer in the SECONDARY SAVE POINTER table belongs to the Display Combination Code table. All other addresses are initialized to 0 .

### 10.5.3 Video Parameter Table

| Uffset | Type | Description |
| :--- | :--- | :--- |
| 0 | Byte | Value for CRT_COLS |
| 1 | Byte | Value for ROWS |
| 2 | Byte | Value for POINTS |
| 3 | Word | Value for CRT_LEN |
| 5 | 4-byte array | Values for Sequencer registers 1-4 |
| 9 | Byte | Value for Miscellaneous Output register |
| OAh | 25-byte array | Values for CRTC registers 0-18h |
| 23 h | 20-byte array | Values for Attribute Controller registers 0-13h |
| 37 h | 9-byte array | Values for Graphics Controller registers 0-8 |

This Video Parameter Table contains configuration parameters used by the video BIOS Mode Set routines. The table contains entries for each predefined video mode.

Format of a VGA Video Parameter table entry. The VGA Video Parameter table holds 29 of these entries.

### 10.5.4 Parameter Save Area

| Offset | Type | Description |
| :--- | :--- | :--- |
| 0 | 16-byte array | Current contents of Graphics Controller Palette registers |
| 10 h | Byte | Current contents of Graphics Controller Overscan register |
| $11 \mathrm{~h}-0 \mathrm{FFh}$ | Reserved) |  |

This 256-byte table contains the values of the VGA Graphics Controller palette registers ( 00 h through 0 Fh ) and the Overscan $1+$ ister ( 11 h ). The video BIOS updates the Parameter Save Area whenever it updates $t$ corresponding Attribute Controller registers.
Note: When a User Palette Profile overrides the default palette register values, the Parameter Save Area is updated with default values, not those in the User Palette Profile.

### 10.5.5 Alphanumeric Character Set Override

| Offset | Type | Description |
| :--- | :--- | :--- |
| 0 | Byte | Length of each character definition in bytes |
| 1 | Byte | Character generator RAM bank |
| 2 | Word | Number of characters defined |
| 4 | Word | First character code in table |
| 6 | Byte | Address of character definition table |
| OAh | Byte array | Number of displayed character rows |
| OBh | Byte | Applicable video modes |
|  | OFFh (end of list of video modes) |  |

This data structure specifies an alphanumeric character set which replaces the BIOS default character set. The character set is loaded when Mode Set is called to set one of the video modes that the data structure specifies.

A second Alphanumeric Character Set Override data structure can be used to specify another 256-character set by storing its address in the SECONDARY SAVE POINTER table.

### 10.5.6 Graphics Character Set Override

| Offset | Type | Description |
| :--- | :--- | :--- |
| 0 | Byte | Number of displayed character rows |
| 1 | Word | Length in bytes of each character definition |
| 3 | Dword | Address of character definition table |
| 7 | Byte array | Applicable video modes |
|  | Byte | OFFh (end of list of video modes) |

This data structure overrides the default BIOS character set selection whenever Mode Set is called to set one of the specified video modes.

### 10.5.7 Display Combination Code Table

| Offset | Type | Description |
| :--- | :--- | :--- |
| 0 | Byte | Numt of entries in table |
| 1 | Byte | DCC table version number |
| 2 | Byte | Maximum display type code |
| 3 | Byte | (reserved) |
| 4 | Word array | Each pair of bytes in the array describes a valid display <br> combination (see INT 10h function 1Ah) |

The figure below lists all combinations of video subsystems that the video BIOS supports. See the description of INT 10 h function 1 Ah earlier in this chapter.

### 10.5.8 User Palett: 'rofile Table

| Offset | Type | Description |
| :--- | :--- | :--- |
| 0 | Byte | Underlining: <br> 1 - Enable in all alphanumeric modes <br> 0 - Enable in monochrome alphanumeric mode <br> 1 - Disable in all alphanumeric modes |
| 1 | Byte | (Reserved) |
| 2 | Word | (Reserved) |
| 4 | Word | Number of Attribute Controller registers in table |
| 6 | Word | First Attribute Controller register number |
| 8 | Dword | Address of Attribute Controller register table |
| 0 Ch | Word | Number of video DAC Color registers in table |
| 0 Eh | Dword | First video DAC Color register number <br> Byte |
| 10 h | Address of video DAC Color register table |  |
| 14 h | Applicable video modes <br> OFFh (End of list of video modes) |  |

This data structure contains user-specified overrides for the default Attribute Controller Palette and Overscan register values, for the default values in the 256 video DAC color registers, and for the default value in the CRTC Underline Location register.

### 10.6 BIOS INTERRUPT VECTORS

## $05 \mathrm{~h}-$ Print Screen $($ Location $=0: 0014 \mathrm{~h})$

The Alternate Select BIOS function can set the print screen vector so that it points to a routine that handles nonstandard rows and columns.

## 10h - Functions (Location $=0: 0040 \mathrm{~h}$ )

BIOS functions are accessed via this vector. Programs place a function code in AH and other calling parameters, if required, in other registers then execute an INT 10 instruction. When BIOS gains control, the appropriate code is executed to perform the function; return parameter values are left in processor registers on return to the calling program.

The functions supported by the OTI-64107 VGA BIOS allow the calling program to set the current mode, manipulate the cursor, place characters and individual pixels on the display screen, scroll the screen, load character fonts and color palette values, and read the light pen position. These functions are described in previous sections.

Functions Oh-0Fh are supported by the PC system BIOS. If a VGA board is present in the system, its BIOS takes over these functions from the system. Functions $10 \mathrm{~h}-0 \mathrm{FFh}$ are only available to programs if the OTI-64107 VGA board is present in the system.

## 42h - Reserved (Location $=\mathbf{0 . 0 1 0 8 h}$ )

When a VGA is installed, BIOS routines use INT42 to re-vector the standard INT 10 video pointer. (Which is the original motherboard INT 10 vector.)

## 43h - Graphics Character Table (Location $=0: 010 \mathrm{Ch}$ )

BIOS routines use this vector to point to a table of dot patterns that are used when graphics characters are displayed. This table is used for the first 128 characters in video modes 4,5 , and 6 . This table is also used for 256 characters in all additional graphics modes ( $0 \mathrm{Dh}, 0 \mathrm{Eh}, 0 \mathrm{Fh}, 10 \mathrm{~h}, 11 \mathrm{~h}, 12 \mathrm{~h}$ and 13 h ).

## 1D - CRT Controller Parameter Table (Location $=0: 0074 \mathrm{~h}$ )

This is used as a pointer to the CRT controller parameters as used by the CGA. This vector is used for emulation only.

## $1 F$ - Upper 128 Characters (Location $=0.007 \mathrm{Ch}$ )

This table is used for the upper 128 characters in modes 4,5 , and 6 .

### 10.7 VESA SUPER VGA STANDARD

### 10.7.1 Introduction

This section contains the VESA, Video Electronics Standards Association, specification for a standardized interface to extended VGA video modes and functions. The specification consists of mechanisms for supporting standard extended video modes and functions that have been approved by the main VESA committee and nonstandard video modes that an individual VGA supplier may choose to add, in a uniform manner that application software can utilize without having to understand the intricate details of the particular VGA hardware.

The primary topics of this specification are definitions of extended VGA video modes and the functions necessary for application software to understand the characteristics of the video mode and manipulate the extended memory associated with the video modes.

Readers of this document should already be familiar with programming VGAs at the hardware level and Intel iAPX real mode assembly language. Readers who are unfamiliar with programming the VGA should first read one of the many VGA programming tutorials before attempting to understand these extensions to the standard VGA.

### 10.7.2 Goals and Objectives

The IBM VGA has become a defacto standard in the PC graphics world. A multitude of different VGA offerings exist in the marketplace, each one providing BIOS or register compatibility with the IBM VGA. More and more of these VGA compatible products implements various supersets of the VGA standards. These extensions range from higher resolutions and more colors to improved performance and even some graphics processing capabilities. Intense competition has dramatically improved the price/performance ratio, to the benefit of the end user.

However, several serious problems face a software developer who intends to take advantage of these "Super VGA"2 environments. Because there is no standard hardware implementation, the developer is faced with widely disparate Super VGA hardware architectures. Lacking a common software interface, designing applications for these environments is costly and technically difficult. Except for applications supported by OEM-specific display drivers, very few software packages can take advantage of the power and capabilities of Super VGA products.

The purpose of the VESA VGA BIOS Extension is to remedy this situation. Being a common software interface to Super VGA graphics products, the primary objective is to enable application and system software to adapt to and exploit the wide range of features available in these VGA extensions.

Specifically, the VESA BIOS Extension attempts to address the following two main issues: a) Return information about the video environment to the application and b) Assist the application in initializing and programming the hardware.

## Video environment information

Today, an application has no standard mechanism to determine what Super VGA hardware it is running on. Only by knowing OEM-specific features can an application determine the presence of a particular video board. This often involves reading and testing registers located at I/O addresses unique to each OEM. By not knowing what hardware an application is running on, few, if any, of the extended features of the underlying hardware can be used.

The VESA BIOS Extension provides several functions to return information about the video environment. These functions return system level information as well as video mode specific details. Function 00h returns general system level information, including an OEM identification string. The function also returns a pointer to the supported video modes. Function 01 h may be used by the application to obtain information about each supported video mode. Function 03 h returns the current video mode.

## Programming support

Due to the fact that different Super VGA products have different hardware implementations, application software has great difficulty in adapting to each environment. However, since each is based on the VGA hardware architecture, differences are most common in video mode initialization and memory mapping. The rest of the architecture is usually kept intact, including I/O mapped registers, video buffer location in the CPU address space, DAC location and function, etc.

The VESA BIOS Extension provides several functions to interface to the different Super VGA hardware implementations. The most important of these is Function 02 h , Set Super VGA video mode. This function isolates the application from the tedious and complicated task of setting up a video mode. Function 05h provides an interface to the underlying memory mapping hardware. Function 04h enables an application to save and restore a Super VGA state without knowing anything of the specific implementation.

## Compatibility

A primary design objective of the VESA BIOS Extension is to preserve maximum compatibility to the standard VGA environment. In no way should the BIOS extensions compromise compatibility or performance. Another but related concern is to minimize the changes necessary to an existing VGA BIOS. RAM, as well as ROM-based implementations of the BIOS extension should be possible.

## Scope of standard

The purpose of the VESA BIOS Extension is to provide support for extended VGA environments. Thus, the underlying hardware architecture is assumed to be a VGA. Graphics software that drives a Super VGA board, will perform its graphics output in generally the same way it drives a standard VGA, i.e., writing directly to a VGA style frame buffer, manipulating graphics controller registers, directly programming the palette etc. No significant graphics processing will be done in hardware. For this reason, the VESA BIOS Extension does not provide any graphics output functions, such as Bit, line or circle drawing, etc.

An important constraint of the functionalities that can be placed into the VESA BIOS Extension, is that ROM space is severely limited in certain existing BIOS implementations.

Outside the scope of this VESA BIOS Extension is handling of different monitors and monitor timings. Such items are dealt with in other VESA fora. The purpose of the VESA BIOS Extension is to provide a standardized software interface to Super VGA graphics modes, independent of monitor and monitor timing issues.

### 10.7.3 Standard VGA BIOS

A primary design goal with the VESA BIOS extension is to minimize the effects on the standard VGA BIOS. Standard VGA BIOS functions should need to be modified as little as possible. This is important since ROM, as well as RAM based versions of the extension may be implemented.

However, two standard VGA BIOS functions are affected by the VESA extension. These are Function 00h (Set video mode) and Function 0Fh (Read current video state). VESA-aware applications will not set the video mode using VGA BIOS function 00 h . Nor will such applications use VGA BIOS function 0Fh. VESA BIOS functions 02 h (Set Super VGA mode) and 03h (Get Super VGA mode) will be used instead.

However, VESA-unaware applications (such as old Pop-Up programs and other TSRs, or the CLS command of MSDOS), might use VGA BIOS function OFh to get the present video mode. Later it may call VGA BIOS function 090h to restore/reinitialize the old video mode.

To make such applications work, VESA recommends that whatever value returned by VGA BIOS function OFh (it is up to the OEM to define this number), it can be used to reinitialize the video mode through VGA BIOS function 00h. Thus, the BIOS should keep track of the last Super VGA mode in effect.
It is recommended, but not mandatory, to support output functions (such as TTY-output, scroll, set pixel, etc.) in Super VGA modes. If the BIOS extension doesn't support such output functions, bit D2 (Output functions supported) of the Mode Attributes field (returned by VESA BIOS function 01h) should be cleared.

### 10.7.4 Super VGAMode Numbers

Standard VGA mode numbers are seven bits wide and presently range from 00h to 13 h . OEMs have defined extended video modes the range 14 h to 7 Fh . Values in the range 80 h to FFh cannot be used, since VGA BIOS function 00 h (Set video m(ce) interprets Bit 7 as a flag to clear/not clear video memory.

Due to the limitations of 7 -bit mode numbers, VESA video mode numbers are 15 bits wide. To initialize a Super VGA mode, its number is passed in the BX register to VESA BIOS function 02h (Set Super VGA mode).

The format of VESA mode numbers is as follows:
D0-D8= Mode number
If D8 $=0$, this is not a VESA defined mode If $D 8=1$, this is a VESA defined mode

$$
\begin{array}{ll}
\text { D9-D14 }= & \text { Reserved by VESA for future expansion }(=0) \\
\text { D15 } & \text { Reserved }(=0)
\end{array}
$$

Thus, VESA mode numbers begin at 100h. This mode numbering scheme implements standard VGA mode numbers as well as OEM-defined mode numbers as subsets of the VESA mode number. That means that regular VGA modes may be initialized through VESA BIOS function 02 h (Set Super VGA mode), simply by placing the mode number in BL and clearing the upper byte (Bh).

### 10.7.5 CPU Video Memory Windows

A standard VGA subsystem provides 256 K bytes of memory and a corresponding mechanism to address this memory. Super VGAs and their extended modes require more than the standard 256 K bytes of memory but also require that the address space for this memory be restricted to the standard address space for compatibility reasons. CPU video memory windows provide a means of accessing this extended VGA memory within the standard CPU address space.

This chapter describes how several hardware implementations of CPU video memory windows operate, their impact on application software design, and relates them to the software model presented by the VESA VGA BIOS extensions.

The VESA CPU video memory windows functions have been designed to put the performance insensitive, nonstandard hardware functions into the BIOS while putting the performance sensitive, standard hardware functions into the application. Thi provides portability among VGA systems together with the performance that comes from accessing the hardware directly. In particular, the VESA BIOS is responsible for mapping video memory into the CPU address space while the application is responsible for performing the actual memory read and write operations.

This combination software and hardware interface is accomplished by informing the application of the parameters that control the hardware mechanism of mapping the video memory into the CPU address space and then letting the application control the mapping within those parameters.

## Hardware design considerations

## Limited to $\mathbf{6 4} \mathrm{K} / 128 \mathrm{~K}$ of CPU address space

The first consideration in implementing extended video memory is to give access to the memory to application software.

The standard VGA CPU address space for 16 color graphics modes is typically at segment A000h for 64 K . This gives access to the 256 K bytes of a standard VGA, i.e. 64 K per plane. Access to the extended video memory is accomplished by mapping portions of the video memory into the standard VGA CPU address space.
Every super VGA hardware implementation provides a mechanism for software to specify the offset from the start of video memory which is to be mapped to the start of the CPU address space. Providing both read and write access to the mapped memory provides a necessary level of hardware support for an application to manipulate the extended video memory.

## Crossing CPU video memory window boundaries

The organization of most software algorithms which perform video operations consists of a pair of nested loops: an outer loop over rows or scan lines and an inner loop across the row or scan lines. The latter is the proverbial inner loop, which is the bottle neck to high performance software.
If a target rectangle is large enough, or poorly located, part of the required memory may be within the video memory mapped into the CPU address space and part of it may not be addressable by the CPU without changing the mapping. It is desirable that the test for remapping the video memory is located outside of the inner loop.

This is typically accomplished by selecting the mapping offset of the start of video memory to the start of the CPU address space so that at least one entire row or scan line can be processed without changing the video memory mapping. There are currently no super VGAs that allow this offset to be specified on a byte boundary and there is a wide range among super VGAs in the ability to position a desired video memory location at the start of the CPU address space.

The number of bytes between the closest two bytes in video memory that can be placed on any single CPU address is defined as the granularity of the window mapping function. Some super VGA systems allow any 4 K video memory boundary to be mapped to the start of the CPU address space, while other super VGA systems allow any 64 K video memory boundary to be mapped to the start of the CPU address space. These two example systems would have granularities of 4 K and 64 K respectively. This concept is very similar to the bytes that are accessed with a 16-bit pointer in an Intel CPU before a segment register must be changed (the granularity of the segment register or mapping, here is 16 bytes).
Note that if the granularity is equal to the length of the CPU address space, i.e., the least significant address bit of the hardware mapping function is more significant than the most significant bit of the CPU address, then the inner loop will have to contain the test for crossing the end or beginning of the CPU address space. This is because if the length of the CPU address space (which is the granularity in this case) is not evenly divisible by the length of a scan line, then the scan line at the end of the CPU address will be in two different video memory which cannot be mapped into the CPU address space simultaneously.

## Operating on data from different areas

It is sometimes required or convenient to move or combine data from two different areas of video memory. One example of this is strong menus in the video memory beyond the displayed memory because there is hardware support in all VGAs for transferring 32 bits of video data with an 8 bit CPU read and write. Two separately mappable CPU video memory windows must be used if the distance between the source and destination is larger than the size of the CPU video memory window.

## Combining data from two different windows

The above example of moving data from one CPU video memory window to another CPU video memory only required read access to one window and only required write access to the other window. Sometimes it is convenient to have read access to both windows and write access to one window and only required write access to the other window. Sometimes it is convenient to have read access to both windows and write access to one window. An example of this would be a raster operation where the resulting destination is the source data logically combined with the original destination data.

## Different types of hardware windows

Different hardware implementations of CPU video memory windows can be supported by the VESA BIOS extension. The information necessary for an application to understand the type of hardware implementation is provided by the BIOS to the application. There are three basic types of hardware windowing implementations and they are described below.

The types of windowing schemes described below do not include differences in granularity.
Also note that is possible for a VGA to use a CPU address space of 128 K starting at segment A 000 h .

## Single window systems

Some hardware implementations only provide a single window. This single window will be readable as well as writable. However, this causes a significant performance degradation when moving data in video memory a distance that is larger than the CPU address space.

## Dual window systems

Many super VGAs provide two windows to facilitate moving data within video memory. There are two separate methods of providing two windows.

## Overlapping windows

Some hardware implementations distinguish window A and window B is by looking at the CPU address within the total VGA CPU address space. When the two windows are distinguished by the CPU address within the VGA CPU address space the windows cannot share all the same address space, but they can each be both read and written.

### 10.7.6 Extended VGA BIOS

Several new BIOS calls have been defined to support Super VGA modes. For maximum compatibility with the standard VGA BIOS, these calls are grouped under one function number. This number is passed in the AH register to the Int 10 h handler.

The designated Super VGA extended function number is 4 Fh . This function number is presently unused in most, if not all, VGA BIOS implementations. A standard VGA BIOS performs no action when function call 4Fh is made. Super VGA standard VS900602 defines sub-functions 00h through 07h. Sub-function numbers 08h through 0FFh are reserved for future use.

## Status information

Every function returns status information in the AX register. The format of the status word is as follows:

$$
\begin{array}{ll}
\text { AL }=4 \mathrm{Fh}: & \text { Function is supported } \\
\mathrm{AL}!=4 \mathrm{Fh}: & \text { Function is not supported } \\
\mathrm{AH}=00 \mathrm{~h}: & \text { Function call successful } \\
\text { AH }=01 \mathrm{~h}: & \text { Function call failed }
\end{array}
$$

Software should treat a nonzero value in the Ah register as a general failure condition. In later versions of the VESA BIOS Extension new error codes might be defined.

## Function 00h - Return Super VGA information

The purpose of this function is to provide information to the calling program about the general capabilities of :Super VGA environment. The function fills an information block structure at the address specified by the cal: The information block size is 256 bytes.

| Input: | $\mathrm{AH}=4 \mathrm{Fh}$ <br> $\mathrm{AL}=00 \mathrm{~h}$ | Super VGA support <br> Return Super VGA information |
| :--- | :--- | :--- |

ES:DI= Pointer to buffer
Output: $\quad \mathrm{AX}=$ Status
All other registers are preserved

The information block has the following structure:
VgalnfoBlock struc

| VESASignature | db | 'VESA' | ;4 signature bytes |
| :--- | :--- | :--- | :--- |
| VESAVersion | dw | $?$ | ;VESA version number |
| OEMStringPtr | dd | $?$ | ;Pointer to OEM string |
| Capabilities | db | 4 dup (?) | ;capabilities of the video environment |
| VideoModePtr | dd | $?$ | ;pointer to supported Super VGA modes |
| TotalMemory | dw | $?$ | ;Number of 64-KB memory blocks on board |
| Reserved | db | 236 dup (?) | ;Remainder of VgalnfoBlock |

VgalnfoBlock ends
The VESASignature field contains the characters 'VESA' if this is a valid block.
The VESAVersion is a binary field which specifies what level of the VESA standard the Super VGA BIOS conforms to. The higher byte specifies the major version number. The lower byte specifies the minor version number. The current VESA version number is 1.2 Applications written to use the features of a specific version of the VESA BIOS Extension, are guaranteed to work in later versions. The VESA BIOS Extension will be fully upwards compatible. The OEMStringPtr is a far pointer to a null terminated OEM-defined string. The string may used to identify the video chip, video board, memory configuration etc.., to hardware specific display drivers. There are not restrictions on the format of the string.

The Capabilities field describes what general features are supported in the video environment. The bits are defined as follows:

> D0 $\quad$ DAC is switchable
> $\quad 0=$ DAC is fixed width, with six bits per primary color
> $1=$ DAC width is switchable

D1-31 = Reserved

The VideoModePtr points to a list of supported Super VGA (VESA-defined as well as OEM-specific) mode numbers. Each mode number occupies one word ( 16 bits). The list of mode numbers is terminated by a -1 ( 0 FFFFh ). Please refer to chapter two for a description of VESA mode numbers. The pointer could point into either ROM or RAM, depending on the specific implementation. Either the list would be a static string stored in ROM, or the list would be generated at run-time in the information block (see above) in RAM. It is the applications responsibility to verify the current availability of any mode returned by this Function through the Return Super VGA mode information (Function 1) call. Some of the returned modes may not be available due to the video boards current memory and monitor configuration.

The TotalMemory field indicates the amount of memory installed on the VGA board. Its value represents the number of 64 kb blocks of memory currently installed.

## Function 01h - Return Super VGA mode information

This function returns information about a specific Super VGA video mode that was returned by Function 0 . The function fills a mode information block structure at the address specified by the caller. The mode information block size is maximum 256 bytes.

Some information provided by this function is implicitedly defined by the VESA mode number. However, some Super VGA implementations might support other video modes than those defined by VESA. To provide access to these modes, this function also returns various other information about the mode.

$$
\begin{array}{lll}
\text { Input: } & \begin{array}{ll}
\mathrm{AH}=4 \mathrm{Fh} & \text { Super VGA support } \\
& \mathrm{AL}=01 \mathrm{~h} \\
& \mathrm{CX}=\text { Super VGA video modern } \\
& \mathrm{ES}: \mathrm{DI}=\text { Pointer to } \\
& \text { 256-byte buffer }
\end{array}
\end{array}
$$

Output: $\quad \mathrm{AX}=$ Status
All other registers are preserved
Note: 1. The mode number must be one of those returned by Function 0
The mode information block has the following structure:
ModelnfoBlock struc
; mand: ; information

| ModeAtrributes | dw | $?$ | ; mode attributes |
| :--- | :--- | :--- | :--- |
| WinAAttributes | db | $?$ | ; window A attributes |
| WinBAttributes | db | $?$ | ; window B attributes |
| WinGranularity | dw | $?$ | ; window granularity |
| WinSize | dw | $?$ | ; window size |
| WinASegment | dw | $?$ | ; window A start segment |
| WinBSegment | dw | $?$ | ; window B start segment |
| WinFuncPtr | dd | $?$ | ; pointer to window function |
| BytesPerScanLine | dw | $?$ | ; bytes per scan line |

; formerly optional information (now mandatory)

| XResolution | dw | $?$ | ; horizontal resolution |
| :--- | :--- | :--- | :--- |
| YResolution | dw | $?$ | ; vertical resolution |
| XCharSize | db | $?$ | ; character cell width |
| YCharSize | db | $?$ | ; character cell height |
| NumberOfPlanes | db | $?$ | ; number of memory planes |
| BitsPerPixel | db | $?$ | ; bits per pixel |
| NumberOfBanks | db | $?$ | ; number of banks |
| MemoryModel | db | $?$ | ;Memory model type |
| BankSize | db | $?$ | ; bank size in kb |
| NumberOfImagePages | db | $?$ | ; Number of Images |
| Reserved | db | $?$ | ; reserved or page function |

## ; New Direct Color fields

| RedMaskSize | db | $?$ | ;size of direct color red mask in bits |
| :--- | :--- | :--- | :--- |
| RedFieldPosition | db | $?$ | ;bit position of lsb of red mask |
| GreenMaskSize | db | $?$ | ;size of direct color green mask in bits |
| GreenFieldPosition | db | $?$ | ;bit position of lsb of green mask |
| BlueMaskSize | db | $?$ | ;size of direct color blue mask in bits |
| BlueFieldPosition | db | $?$ | ;bit position of lsb of blue mask |
| RsvdMaskSize | db | $?$ | ;size of direct color reserved mask in bits |
| RsvdFieldPosition | db | $?$ | ;bit position of lsb of reserved mask |
| DirectColorModeInfo | db | $?$ | ;Direct Color mode attributes |
| Reserved | db | 216 dup (?) ;remainder of ModelnforBlock |  |

The ModeAtributes field describes certain important characteristics of the video mode. Bit D0 specifies whether this mode can be initialized in the present video configuration. This bit can be used to block access to a video mode if it requires a certain monitor type, and that this monitor is presently not connected. Prior to Version 1.2 of the VESA BIOS Extension, it was not required that the BIOS return valid information for the fields after BytesPerScanline. Bit D1 was used to signify if the optional information was present. Version 1.2 of the VBE requires that all fields of the ModelnfoBlock contain valid data, except for the Direct Color Fields, which are valid only if the MemoryModel field is set to a 6 (Direct Color) or 7 (YUV). Bit D1 is now reserved, and must be set to a 1 . Bit D2 indicates whether the BIOS has support for output functions like TTY output, scroll, pixel output etc. in this mode (it is recommended, but not mandatory, that the BIOS have support for all output function). If bit D2 is 1 then the BIOS must support all of the standard output function.

The field is defined as follows:

$$
\begin{aligned}
& \mathrm{D} 0=\text { Mode supported in hardware } \\
& 0=\text { Mode not supported in hardware } \\
& 1=\text { Mode supported in hardware } \\
& \text { D1 }=1 \text { (Reserved) } \\
& \text { D2 = Output functions supported by BIOS } \\
& 0=\text { Output functions not supported by BIOS } \\
& 1=\text { Output functions supported by BIOS } \\
& \text { D3 = Monochrome/color mode (see note below) } \\
& 0=\text { Monochrome mode } \\
& 1=\text { Color mode } \\
& \text { D4 = Mode type } \\
& 0=\text { Text mode } \\
& 1=\text { Graphics mode } \\
& \text { D5-D15 = Reserved }
\end{aligned}
$$

Note: Monochrome modes have their CRTC address at 3B4h. Color modes have their CRTC address at 3D4h. Monochrome modes have attributes in which only bit 3 (video) and bit 4 (intensity) of the attribute controller output are significant. Therefore, monochrome text modes have attributes of off, video, high intensity, blink, etc. Monochrome graphics modes are two plane graphics modes and have attributes of off, video, high intensity, and blink. Extended two color modes that have their CRTC address at 3D4h, are color modes with one bit per pixel and one plane. The standard VGA modes, 06 h and 11 h would be classified as color modes, while the standard VGA modes 07 h and 0 Fh would be classified as monochrome modes.

The BytesPerScanline field specifies how many bytes each logical scanline consists of. The logical scanline could be equal to or larger than the displayed scanline.
The WinAAttributes and WnBAttributes describe the characteristics of the CPU windowing scheme such as whether the windows exist and are read/writeable, as follows:
$\mathrm{D} 0=$ Window supported
$0=$ Window is not supported
$1=$ Window is supported
D1 $=$ Window readable
$0=$ Window is not readable
$1=$ Window is readable
D2 = Window writable
$0=$ Window is not writeable
$1=$ Window is writeable
D3-D7 $=$ Reserved

If windowing is not supported, (bit $\mathrm{D} 0=0$ for both Window A and Window B ), then an application can assume that the display memory buffer resides at the standard CPU address appropriate for the MemoryModel of the mode.

WinGranularity specifies the smallest boundary, in KB , on which the window can be placed in the video memory. The value of this field is undefined if bit D0 of the appropriate WinAttributes field is not set.

WinSize specifies the size of the window in KB .
WinASegment and WinBSegment address specify the segment addresses where the windows are located in the CPU address space.

WinFuncAddr specifies the address of the CPU video memory windowing function. The windowing function can be invoked either through VESA BIOS function 05 h , or by calling the function directly. A direct call will provide faster access to the hardware paging registers than using Int 10 h , and is intended to be used by high performance applications. If this field is Null, then Function 05 h must be used to set the memory window, if paging is supported.

The XResolution and YResolution specify the width and height of the video mode. In graphics modes, this resolution is in units of pixels. In text modes this resolution is in units of characters. Note that textmode resolutions, in units of pixels, can be obtained by multiplying XResolution and YResolution by the cell width and height, if the extended information is present.

The XCharCellSize and YCharCellSize specify the size of the character cell in pixels.
The NumberOfPlanes field specifies the number of memory planes available to software in that mode. For standard 16-color VGA graphics, this would be set to 4 . For standard packed pixel modes, the field would be set to 1 .

The BitsPerPixel field specifies the total number of bits that define the color of one pixel. For example, a standard VGA 4 Plane 16 -color graphics mode would have a 4 in this field and a packed pixel 256 -color graphics mode would specify 8 in this field. The number of bits per pixel per plane can normally by derived by dividing the BitsPerPixel field by the NumberOfPlanes field.

The MemoryModel field specifies the general type of memory organization used in this mode. The following models have been defined:

| $0 \mathrm{C}=$ | Text mode |
| :--- | :--- |
| $01 \mathrm{~h}=$ | CGA graphics |
| $02 \mathrm{~h}=$ | Hercules graphics |
| $03 \mathrm{~h}=$ | 4-plane planar |
| $04 \mathrm{~h}=$ | Packed pixel |
| $05 \mathrm{~h}=$ | Non-chain 4,256 color |
| $06 \mathrm{~h}=$ | Direct Color |
| $07 \mathrm{~h}=$ | YUV |
| $08 \mathrm{~h}-0 \mathrm{Fh}=$ | Reserved, to be defined by VESA |
| $10 \mathrm{~h}-0 \mathrm{FFh}$ | To be defined by OEM |

In Version 1.1 and earlier of the VESA Super VGA BIOS Extension, OEM defined Direct Color video modes with pixel formats $1: 5: 5: 5,8: 8: 8$, and $8: 8: 8: 8$ were described as a Packed Pixel model with 16,24 , and 32 bits per pixel, respectively. In Version 1.2 and later of the VESA Super VGA BIOS Extension, it is recommended that Direct Color modes use the Direct Color MemoryModel and use the MaskSize and FieldPosition fields of the ModelnfoBlock to describe the pixel format. BitsPerPixel is always defined to be the total memory size of the pixel, in bits.

NumberOfBanks. This is the number of banks in which the scan lines are grouped. The remainder from dividing the scan line number by the number of banks is the bank that contains the scan line and the quotient is the scan line number within the bank. For example, CGA graphics modes have two banks and Hercules graphics mode has four banks. For modes that don't have scanline banks (such as VGA modes $0 \mathrm{Dh}-13 \mathrm{~h}$ ), this field should be set to 1 .

The BankSize field specifies the size of a bank (group of scan lines) in units of 1 KB . For CGA and Hercules graphics modes this is 8 , as each bank is 8192 bytes in length. for modes that don't have scanline banks (such as VGA modes $0 \mathrm{Dh}-13 \mathrm{~h})$, this field should be set to 0 .

The NumberOflmagePages field specifies the number of additional complete display images that will fit into the VGA's memory, at one time, in this mode. The application may load more than one image into the VGA's memory if this field is nonzero, and flip the display between.

The Reserved field has been defined to support a future VESA BIOS extension feature and will always be set to one in this version.

The RedMaskSize, GreenMaskSize, BlueMaskSize fields define the size, in bits, of the red, green, and blue components of a direct color pixel. A bit mask can be constructed from the MaskSize fields using simple shift arithmetic. For example, the MaskSize values for a Direct Color 5:6:5 mode would be $5,6,5$, and 0 , for the red, green, blue, and reserved fields, respectively. Note that in the YUV MemoryModel, the red field is used for V, the green field is used for Y , and the blue field is used for U . The MaskSize fields should be set to 0 in modes using a MemoryModel that does not have pixels with component fields.

The RedFieldPosition, GreenFieldPosition, BlueFieldPosition, and RsvdFieldPosition fields define the bit position within the direct color pixel or YUV pixel of the least significant bit of the respective color component. A color value can be aligned with its pixel field by shifting the value left by the FieldPosition. For example, the FieldPosition values for a Direct Color $5: 6: 5$ mode would be $11,5,0$ and 0 , for the red, green, blue, and reserved fields, respectively. Note that in the YUV MemoryModel, the red field is used for $V$, the green field is used for Y , and the blue field is used for U . The FieldPosition fields should be set to 0 in modes using a MemoryModel that does not have pixels with component fields.

The DirectColorModelnfo field describes important characteristics of direct color modes. Bit D0 specifies whether the color ramp of the DAC is fixed or programmable. If the color ramp is fixed, then it can not be changed. If the color ramp is programmable, it is assumed that the red, green, and blue lookup tables can be loaded using a standard VGA DAC color registers BIOS call ( $\mathrm{AX}=1012 \mathrm{~h}$ ). Bit D1 specifies whether the bits in the Rsvd field of the direct color pixel can be used by the application or are reserved, and thus unusable.

D0 $=$ Color ramp is fixed/programmable
$0=$ Color ramp is fixed
$1=$ Color ramp is programmable
$\mathrm{D} 1=$ Bits in Rsvd field are usable/reserved
$0=$ Bits in Rsvd field are reserved
$1=$ Bits in Rsvd field are usable by the application

## Notes:

Version 1.1 and later VESA BIOS extensions will zero out all unused fields in the Mode Information Block, always returning exactly 256 bytes. This facilitates upward compatibility with future versions of the standard, as any newly added fields will be designed such that values of zero will indicate nominal defaults or non-implementation of optional features. (For example, a field containing a bit-mask of extended capabilities would reflect the absence of all such capabilities.) Applications that wish to be backwards compatible to Version 1.0 VESA BIOS extensions should pre-initialize the 256 byte buffer before calling Return Super VGA mode information.

## Function 02h - Set Super VGA video mode

This function initializes a video mode. The BX register contains the mode to set. The format of VESA mode numbers is described in Chapter Two. If the mode cannot be set, the BIOS should leave the video environment unchanged and return a failure error code.

Input: $\quad \mathrm{AH}=4 \mathrm{Fh} \quad$ Super VGA support
AL $=02 \mathrm{~h} \quad$ Set Super VGA video mode
$\mathrm{BX}=$ Video mode
D0-D14= Video mode
D15= Clear memory flag
$0=$ Clear video memory
$1=$ Don't clear video memory
Output: $\quad \mathrm{AX}=$ Status
All other registers are preserved

## Function 03h - Return current vicico mode

This function returns the current video mode in BX. The format of VESA video mode numbers is described in chapter 2 of this document.

| Input: | $\mathrm{AH}=4 \mathrm{Fh}$ <br> $\mathrm{AL}=03 \mathrm{~h}$ | Super VGA support <br> Return current video mode |
| :--- | :--- | :--- |
| Output: | $\mathrm{AX}=$ Status <br> $\mathrm{BX}=$ Current video mode |  |
|  | All other registers are preserved |  |

Note: In a standard VGA BIOS, function 0 Fh (Read current video state) returns the current video mode in the AL register. In D7 of AL, it also returns the st: sof the memory clear bit (D7 of $40: 87$ ). This bit is set if the mode was set without clearing memory. In this Siper VGA function, the memory clear bit will not be returned in BX since the purpose of the function is to return the video mode only. If an application wants to obtain the memory clear bit, it should call VGA BIOS function Fh .

## Function 04h - Save/Restore Super VGA video state

These functions provide a mechanism to save and restore the Super VGA video state. The functions are a superset of the three sub-functions under standard VGA BIOS function 1Ch (Save/restore video state). The complete Super VGA video state (except video memory) should be saveable/restorable by setting the requested states mask (in the CX register) to 000 Fh .

| Input: | $\mathrm{AH}=4 \mathrm{Fh}$ Super VGA support <br> $\mathrm{AL}=04 \mathrm{~h}$ Save/Restore Super VGA video state <br> $\mathrm{DL}=00 \mathrm{~h}$ Return save/restore state buffer size <br> $\mathrm{CX}=$ Requested states  <br> D0= Save/restore video hardware state  <br> D1 = Save/restore video BIOS data state  <br> D2 = Save/restore video DAC state  <br> D3 $=$ Save/restore Super VGA state  |
| :---: | :---: |
| Output: | $\begin{aligned} & \mathrm{AX}=\text { Status } \\ & \mathrm{BX}=\text { Number of } 64 \text {-byte blocks to hold the state buffer } \\ & \text { All other registers are preserved } \end{aligned}$ |
| Input: | $\mathrm{AX}=4 \mathrm{Fh}$ Super VGA support <br> $\mathrm{AL}=04 \mathrm{~h}$ Save/Restore Super VGA video state <br> $\mathrm{DL}=01 \mathrm{~h}$ Save Super VGA video state <br> $\mathrm{CX}=$ Requested states (see above)  <br> $\mathrm{ES}: \mathrm{BX}=$ Pointer to buffer  |
| Output: | $\mathrm{AX}=$ Status <br> All other registers are preserved |
| Input: | $\mathrm{AH}=4 \mathrm{Fh}$ Super VGA support <br> $\mathrm{AL}=04 \mathrm{~h}$ Save/Restore Super VGA video state <br> $\mathrm{DL}=02 \mathrm{~h}$ Restore Super VGA video state <br> $\mathrm{CX}=$ Requested states (see above)  <br> $\mathrm{ES}: \mathrm{BX}=$ Pointer to buffer  |
| Output: | $\mathrm{AX}=$ Status <br> All other registers are preserved |

Note: Due to the goal of complete compatibility with the VGA environment, the standard VGA BIOS function 1Ch (Save/Restore VGA state) has not been extended to save the Super VGA video state. VGA BIOS compatibility requires that function 1 Ch returns a specific buffer size with specific contents, in which there is no room for the Super VGA state.

## Function 05h - CPU Video Memory Window Control

This function sets or gets the position of the specified window in the video memory. The function allows direct access to the hardware paging registers. To use this function properly, the software should use VESA BIOS Function 01h (Return Super VGA mode information) to determine the size, location and granularity of the windows.

| Input: | AH $=4 \mathrm{Fh}$ Super VGA support <br> $\mathrm{AL}=05 \mathrm{~h}$ Super VGA video memory window control <br>  $\mathrm{BH}=00 \mathrm{~h}$ | Select super VGA video memory window |
| :--- | :--- | :--- |
| $\mathrm{BL}=$ Window number | $0=$ Window A |  |
|  |  | $1=$ Window B |


| Output: | $\mathrm{AX}=$ | Status |
| :--- | :--- | :--- |
|  | See notes below |  |
| Input: | $\mathrm{AH}=4 \mathrm{Fh}$ | Super VGA support |
|  | $\mathrm{AL}=05 \mathrm{~h}$ | Super VGA video memory window control |
|  | $\mathrm{BH}=01 \mathrm{~h}$ | Return super VGA video memory window |
|  | $\mathrm{BL}=$ Window number |  |
|  |  | $0=$ Window A |
|  |  | $1=$ Window B |,

Notes:This function is also directly accessible through a far call from the application. The address of the BIOS function may be obtained by using VESA BIOS Function 01h, return Super VGA mode information. A field in the ModelnfoBlock contains the address of this function. Note that this function may be different among video modes in a particular BIOS implementation so the function pointer should be obtained after each set mode.

In the far call version, no status information is returned to the application. Also, in the far call version, the AX and DX registers will be destroyed. Therefore if AX and/or DX must be preserved, the application must do so prior to making the far call.

The application must load the input arguments in $\mathrm{BH}, \mathrm{BL}$, and DX (for set window) but does not need to load either AH or AL in order to use the far call version of this function.

## Function 06h - Set/Get Logical Scan Line Length

This function sets or gets the length of a logical scan line. This function allows an application to set up a logical video memory buffer that is wider than the displayed area. Function 07 h then allows the application to set the starting position that is to be displayed.

| Input: | $\mathrm{AH}=4 \mathrm{Fh}$ | Super VGA Support |
| :---: | :---: | :---: |
|  | $\mathrm{AL}=06 \mathrm{~h}$ | Logical Scan Line Length |
|  | $B L=00 h$ | Select Scan Line Length |
|  | $\mathrm{CX}=$ | Desired Width in Pixels |
| Output: | $\mathrm{AX}=$ | Status |
|  | $\mathrm{BX}=$ | Bytes Per Scan Line |
|  | $\mathrm{CX}=$ | Actual Pixels Per Scan Line |
|  | DX $=$ | Maximum Number of Scan Lines |
| Input: | $\mathrm{AH}=4 \mathrm{Fh}$ | Super VGA Support |
|  | $\mathrm{AL}=06 \mathrm{~h}$ | Logical Scan Line Length |
|  | $B L=01 \mathrm{~h}$ | Return Scan Line Length |
| Output: | $\mathrm{AX}=$ | Status |
|  | $\mathrm{BX}=$ | Bytes Per Scan Line |
|  | $\mathrm{CX}=$ | Actual Pixels Per Scan Line |
|  | DX = | Maximum Number of Scan Lines |

Note:The desired width in pixels may not be achievable because of VGA hardware considerations. The next larger value will be selected that will accommodate the desired number of pixels, and the actual number of pixels will be returned in CX, BX returns a value that when added to a pointer into video memory will point to the next scan line. For example, in a mode 13 h this would be 320 , but in mode 12 h this would be 80 . DX returns the
number of logical scan lines based upon the new scan line length and the total memory installed and usable in this display mode. This function is also valid in text modes. In text modes the application should find out the current character cell width through normal BIOS functions, multiply that times the desired number of character per line, and pass that value in the CX register.

## Function 07h - Set/Get Display Start

This function selects the pixel to be displayed in the upper left corner of the display from the logical page. This function can be used to pan and scroll around logical screens that are larger than the displayed screen. This function can also be used to rapidly switch between two different displayed screens for double buffered animation effects.

| Input: | $\mathrm{AH}=4 \mathrm{Fh}$  <br>  $\mathrm{AL}=07 \mathrm{~h}$ | Supper VGA Support <br> Display Start Control |
| :--- | :--- | :--- |
|  | $\mathrm{BH}=00 \mathrm{~h}$ | Reserved and must be 0 |
|  | $\mathrm{BL}=00 \mathrm{~h}$ | Select Display Start |
|  | $\mathrm{CX}=$ | First Displayed Pixel In Scan Line |
| Output: | $\mathrm{AX}=$ | First Displayed Scan Line |
|  |  |  |
| Input: | $\mathrm{AH}=4 \mathrm{Fh}$ | Status |
|  | $\mathrm{AL}=07 \mathrm{~h}$ |  |
|  | $\mathrm{BL}=01 \mathrm{~h}$ | Super VGA Support |
| Output: | $\mathrm{AX}=$ | Display Start Control |
|  | $\mathrm{BH}=$ | Return Display Start |
|  | $\mathrm{CX}=$ | Status |
|  | $\mathrm{DX}=$ | 00h Reserved and will be 0 |
|  |  | First Displayed Pixel In Scan Line |
|  |  | First Displayed Scan Line |

Note: This function is also valid in text modes. In text modes the application should find out the current character cell width through normal BIOS functions, multiply that times the desired starting character column, and pass that value in the CX register. It should also multiply the current character cell height times the desired starting character row, and pass that value in the DX register.

## Function 08h - Set/Get DAC Palette Control

This function queries and selects the operating mode of the DAC palette. Some DACs are configurable to provide 6bits, 8-bits, or more of color definition per red, green, and blue primary color. The DAC palette width is assumed to be reset to standard VGA 6-bits per primary during a standard or VESA Set Super VGA Mode (AX=4F02h) call.

| Input: | $A H=4$ Fh | Super VGA Support |
| :--- | :--- | :--- |
|  | $A L=08 \mathrm{~h}$ | Set/Get DAC Palette Control |
|  | $B L=00 \mathrm{~h}$ | Set DAC Palette Width |
|  | $B H=$ | Desired number of bits of color per primary (Standard VGA = 6) |
| Output: | $\mathrm{AX}=$ | Status |


|  | $\mathrm{BH}=$ |
| :--- | :--- |
| Input: | $\mathrm{AH}=4 \mathrm{Fh}$ |
|  | $\mathrm{AL}=08 \mathrm{~h}$ |
|  | $\mathrm{~B}^{\gamma}=01 \mathrm{~h}$ |
| Output: | $\mathrm{AX}=$ |
|  | $\mathrm{BH}=$ |

Current number of bits of color per primary (Standard VGA $=6$ )
Super VGA Support
Set/Get DAC Palette Control
Get DAC Palette Width

Status
Current number of bits of color per primary (Standard VGA $=6$ )
An application can find out if DAC switching is available by querying bit D0 of the Capabilities field of the VgalnfoBlock structure returned by VESA Return Super VGA Information (AX=4F00h). The application can then attempt to set the DAC palette width to the desired value. If the Super VGA is not capable of selecting the requested palette width, then the next lower value that the Super VGA is capable of, will be selected. The resulting palette width is returned.

### 10.7.7 Application Example

The following sequence illustrates how an application would interface to the VESA BIOS Extension. The hypothetical application is VESA-aware and calls the VESA BIOS functions. However, the application is not limited to supporting just VESA-defined video modes. Thus, it will inquire what video modes are available, before setting up the video mode.

1) The application would first allocate a 256 -byte buffer. This buffer will be used by the VESA BIOS to return information about the video environment. Some applications will statically allocate this buffer, others will use system calls to temporarily obtain buffer space.
2) The application would then call VESA BIOS function 00h (Return Super VGA information). If the AX register does not contain 004 Fh on return from the function call, the application can determine that the VESA BIOS Extension is not present and handle such situation.

If no error code is passed in AX, the function call was successful. The buffer has been filled by the VESA BIOS Extension with various information. The applicatior: an verify that indeed this is a valid VESA block by identifying the characters 'VESA' in the beginning of the block. The application can inspect the VESAVersion field to determine whether the VESA BIOS Extension has sufficient functionality. The application may use the OEMStringPtr to locate OEM-specific information.

Finally, the application can obtain a list of the supported Super VGA modes, by using the VideoModePtr. This field points to a list of the video modes supported by the video environment.
3) The application would then create a new buffer and call the VESA BIOS function 01h (Return Super VGA mode information), to obtain information about the supported video modes. Using the VideoModePtr, obtained in step 2 above, the application would call this furction with a new mode number until a suitable video mode is found. If no ap: priate video mode is found, its up to the application to handle this situation.

The Return Super VGA mode information function fills a buffer specified by the application with information describing the features of the video mode. The data block contains all the information an application needs to take advantage of the video mode.

The application would examine the ModeAttributes field. To verify that the mode indeed is supported, the application would inspect bit D0. If D0 is cleared, then the mode is not supported by the hardware. This might happen if a specific mode requires a certain type of monitor, but that monitor is not present.
4) After the application has selected a video mode, the next step is to initialize the mode. However, the application might first want to save the present video mode. When the application exits, this mode would be restored. To obtain the present video mode, the VESA BIOS function 03h (Get Super VGA mode), would be used. If a nonVESA (standard VGA or OEM-specific) mode is in effect, only the lower byte in the mode number is filled. The upper byte is cleared.
5) To initialize the video mode, the application would use VESA BIOS function 02h (Set Super VGA mode). The application has from this point on full access to the VGA hardware and video memory.
6) When the application is about to terminate, it would restore the prior video mode. The prior video obtained in step 4) above could be either a standard VGA mode, OEM-specific mode, or VESA-supported mode. It would reinitialize the video mode by calling VESA BIOS function 02h (Set Super VGA mode). The application would then exit.

### 10.8.7 Memory Mapping

### 10.8.7.1 16-Color Planar Mode Memory Organization

The Planar Video Memory denotes that a pixel is represented by bits of information dispersed across a set of planes. The 16 -color Mode requires four bits per pixel, which means four display planes have the pixel represented by one bit per plane. The Display Memory is organized as bytes, and there are eight pixels per byte. The memory planes are overlaid in the CPU memory address space so that each plane occupies the same CPU address. The CPU can access any of these planes independently for read/write operations by programming the appropriate select registers.

This figure shows the video memory organized in four display planes for 16 -color Planar Mode. The color information for each pixel is stored in corresponding bits across four planes. The figure also depicts how Bank 0 and Bank 1 are aligned across each plane.


The standard IBM VGA supports 256 K bytes of video memory. In 16 -color Planar Mode, the video memory is divided into four planes with 64 K bytes per plane. The 64 K bytes segment of each plane is mapped normally from A 0000 to AFFFF, and the CPU can easily address each of the video memory planes. The problem arises for a video mode that requires more than 64 K bytes of addressable video memory per plane. For example the $1024 \times 768$, 16-color Planar Mode requires 98,304 bytes of Display Memory per plane, and a way to remap different segments of Display Memory into the CPU-limited address range. The Display Memory address remapping scheme is discussed in a later section.

### 10.8.2 256-Color Packed Pixel Modes

The 256 -color Modes use eight bits (or one byte) per pixel; the term 'packed' means all information about each pixel is packed in one plane. The CL-GD543X memory controller handles all the address generation; to the CPU the Display Memory appears as if it were linear 64 K bytes of addressable Display Memory. For high-resolution modes that require addressing beyond the 64 K byte segment of video memory, the CL-GD542X has Display Memory remapping schemes to 'page-in' the Display Memory segments.


The figure shows how eight bits per pixel (Packed-pixel Mode) bytes are stored in terms of physical plane organization. The memory controller makes this organization completely transparent; therefore to the CPU the byte addressing is sequential. For example, at Segment A0000, Pixel 0 resides at offset 0, Pixel 1 at offset 1, and Pixel 65535 at offset 65535. To address Display Memory beyond 64K segment boundary, the OTI-64107 supports a Display Memory paging scheme that allows up to 1 Mbyte of Display Memory to be paged into the CPU address range.

### 10.8.3 DIRECT-COLOR (32,768 OR 65,536 COLORS), PACKED-PIXEL MODES

The OTI-64107 controllers support a Direct-color Mode that is capable of displaying 32, 768 or 65,536 colors simultaneously at screen resolutions of up to $800 \times 600$. The OTI-64107 uses its internal Palette DAC to support this TARGA- or IBM XGA-compatible Mode, where 15 or 16 bits per pixel of color information is used to display 32,768 or 65,536 colors. The VGA-standard Palette DAC Lookup Table is limited to 256 addresses. The scheme bypasses the Lookup Table, and passes 15 or 16 bits of RGB (RED, GREEN, and BLUE) color information directly to the DAC to generate the high-range colors. The OTI-64107 Direct-color Mode displays close to true-color images on standard VGA analog monitors for desktop and multimedia applications.


The figure shows the 15 -byte ( 32,768 colors) Direct-color, Packed-pixel Mode organization. The RGB color information is stored in 5-5-5 format, and the MSB (Bit 15) is ignored. Two bytes per pixel are used for storing the color information. The CPU addressing is completely sequential. The 5-5-5 format represents most-significant bits of RED, GREEN, and BLUE of the 24 -bit DAC output.


This figure shows the 16 -bit ( 65,536 colors) Direct-color, Packed-pixel Mode organization. The RGB color information is stored in a 5-6-5 format comprising 5-bits of RED, 6-bits of GREEN, and 5-bits of BLUE. The color information (per pixel) is read from Display Memory, and used by the internal Palette DAC in Direct-color Mode to display 65,536 colors simultaneously.

### 10.8.4 TRUE COLOR 24-BIT (16,8 MILLION COLORS), PACKED-PIXEL MODES

The OTI-64107 VGA controller supports a True Color Mode that is capable of displaying 16-million colors simultaneously at screen resolutions of up to $640 \times 480$. The OTI-64107 uses its internal Palette DAC to support this TARGA-compatible Mode, where 24 bits per pixel of color information is used to display 16 -million colors. The VGA-standard Palette DAC Lookup Table is limited to 256 addresses. This scheme bypasses the Lookup Table, and passes 24 bits of RGB (RED, GREEN, and BLUE) color information directly to the DAC to generate the high-range of colors. The OTI-64107 True Color Mode offers professional-quality color images to be displayed on standard VGA analog monitors for desktop and multimedia applications.


This figure shows how True Color 24-bits per pixel (RGB 8-8-8) video mode data bytes are stored in terms of $\mathrm{r}^{\circ}$. sical plane organization. The memory controller makes this organization completely transparent. ence to the CPU byte addressing is sequential. For example, at Segment A0000, Pixel 0 RGB color information is stored in three sequential bytes: Blue color information resides at offset 0 , Green color information resides at offset 1 , and Red color information resides at offset 2. Pixel 1 RGB information is at offset 3. To address Display Memory beyond 64 K segment boundary, the OTI-64107 supports a Display Memory paging scheme that allows up to 1 Mbyte of Display Memory to be paged into the CPU address range.

## CHAPTER 11: REFERENCE DESIGN

The enclosed referece designs use the Spitfire OTI-64107 in 2 Audio/Video/Graphics (AVG) boards. One design is VL based and the other is PCI based. The graphics and video use the 2Mbyte DRAM shared frame buffer of the OTI-64107. The video NTSC signal is input to the Philips SAA7110 video decoder followed by the Phillips SAA7186 color converter and scaler. The output of the SAA718 is stored in the DRAM frame buffer of the OTI-64107 through the 16-bit Multimedia port on the 64107. The VL bus design uses an AT\&T20C499 PrecisionDAC (16-bit pixel port) while the PCI bus design uses the pin compatible AT\&T20C499 PrecisionDAC (24-bit pixel port). Both of these reference designs are available as evalustion boards. Please contact OAK Technology for more information.

(4MB MEMORY w/ $256 \mathrm{~K} \times 16$ DRAMS $9 \times 92$ CASn, 1 WEn)

ak Technology, Inc.



csacs.con]

VPRJCLK-PROCLK
vge















## CHAPTER 12: PACKAGE DIMENSIONS

The Spitfire OTI-64107 is packaged in a 240 -pin PQFP.


|  | MILLIMETER |  | INCH |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | Min. | Nom. | Max. | Min. | Nom. | Max. |
| A1 | 0.25 | 0.35 | 0.45 | 0.01 | 0.014 | 0.018 |
| A2 | 3.17 | 3.32 | 3.47 | 0.125 | 0.131 | 0.137 |
| $\mathbf{b}$ | 0.1 | 0.2 | 0.3 | 0.004 | 0.008 | 0.012 |
| $\mathbf{c}$ | 0.1 | 0.15 | 0.2 | 0.004 | 0.006 | 0.008 |
| $\mathbf{D}$ | 31.9 | 32 | 32.1 | 1.256 | 1.26 | 1.264 |
| E | 31.9 | 32 | 32.1 | 1.256 | 1.26 | 1.264 |
| $\mathbf{e}$ |  | 0.5 |  |  | 0.02 |  |
| Hd | 34.35 | 34.6 | 34.85 | 1.352 | 1.362 | 1.372 |
| He | 34.35 | 34.6 | 34.85 | 1.352 | 1.362 | 1.372 |
| L | 0.35 | 0.5 | 0.65 | 0.014 | 0.02 | 0.026 |
| $\mathbf{L 1}$ |  | 1.3 |  |  | 0.051 |  |
| $\mathbf{y}$ |  |  | 0.08 |  |  | 0.003 |
| $\mathbf{q}$ | $0^{\circ}$ |  | $10^{\circ}$ | $0^{\circ}$ |  | $10^{\circ}$ |

## CHAPTER 12: PACKAGE DIMENSIONS

The Spitfire OTI-64107 is packaged in a 240 -pin PQFP.


|  | MILLIMETER |  | INCH |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | Min. | Nom. | Max. | Min. | Nom. | Max. |
| A1 | 0.25 | 0.35 | 0.45 | 0.01 | 0.014 | 0.018 |
| A2 | 3.17 | 3.32 | 3.47 | 0.125 | 0.131 | 0.137 |
| $\mathbf{b}$ | 0.1 | 0.2 | 0.3 | 0.004 | 0.008 | 0.012 |
| $\mathbf{c}$ | 0.1 | 0.15 | 0.2 | 0.004 | 0.006 | 0.008 |
| $\mathbf{D}$ | 31.9 | 32 | 32.1 | 1.256 | 1.26 | 1.264 |
| E | 31.9 | 32 | 32.1 | 1.256 | 1.26 | 1.264 |
| $\mathbf{e}$ |  | 0.5 |  |  | 0.02 |  |
| Hd | 34.35 | 34.6 | 34.85 | 1.352 | 1.362 | 1.372 |
| He | 34.35 | 34.6 | 34.85 | 1.352 | 1.362 | 1.372 |
| L | 0.35 | 0.5 | 0.65 | 0.014 | 0.02 | 0.026 |
| $\mathbf{L 1}$ |  | 1.3 |  |  | 0.051 |  |
| $\mathbf{y}$ |  |  | 0.08 |  |  | 0.003 |
| $\mathbf{q}$ | $0^{\circ}$ |  | $10^{\circ}$ | $0^{\circ}$ |  | $10^{\circ}$ |

