

S3 Incorporated 2770 San Tomas Expressway Santa Clara, CA 95051-0968



NOTATIONAL CONVENTIONS

The following notational conventions are used in this data book:

Signal names are shown in all uppercase letters. For example, XD.

A bar over a signal name indicates an active low signal. For example, OE.

n-m indicates a bit field from bit n to bit m. For example, 7-0 specifies bits 7 through 0, inclusive.

n:m indicates a signal (pin) range from n to m. For example D[7:0] specifies data lines 7 through & inclusive

Use of a trailing letter H indicates a hexadecimal number. For example, 7AL is a mexadecimal number.

Use of a trailing letter b indicates a binary number. For example, 010b is a binary humber.

When K or M are used, they refer to binary rather than decimal form. Trus, to example, Weyte would be equivalent to 1024, not 1,000 bytes.

When k is used, it refers to decimal 1000.

NOTICES

No part of this publication may be reproduced, stoce in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, or otherwise, without the prio written consent of S3 Incorporated, 2770 San Tomas Expwy., Santa Clara CA 95051-0968. The S3 Corporate Logo, S3 on Goard, \$3 on Goard design, Vision864, Vision868, Vision864, Vision864,

Additional information may be obtained from:

S3 Incorporated, Literature Department, 2770 San Tornas Expressway, Santa Clara, CA 95051-0968.

Telephone: 408-980-5400, Fax: 408-980-5444



Table of Contents

List of Figures viii	6.2.1 VL-Bus Cycles
List of Tables x	Section 7: Display Memory 7-1
Section 1: Introduction 1-1	7.1 DISPLAY MEMORY CONFIGURATIONS 7-1
1.1 OVERVIEW 1-2	7.2 DISPLAY MEMORY REFRESH 7-4
1.2 S3d 64-BIT 2D/3D ACCELERATION	7.3 DISPLAY MEMORY FUNCTIONAL
TECHNOLOGY 1-2	7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
1.3 STREAMS PROCESSOR 1-2	74 1- CLBEDO DRAM SUPPORT . 7-10
1.4 S3 SCENIC HIGHWAY 1-3	74 12 YCLBEDO DRAM SUPPORT . 7-10 7.5 DISPENY MEMORY ACCESS
1.5 SOFTWARE SUPPORT 1-3	CONTROL 7-11
1.6 VIDEO RESOLUTIONS SUPPORTED 1-	W Common to the control of the contr
1.7 MORE INFORMATION	
Section 2: Mechanical Data	Section 8: RAMDAC Functionality 8-1
Section 2: Machanical Data	\$.1) OPERATING MODES 8-1
Section 2: Mechanical Data 2	√8.2 COLOR MODES 8-2
2.1 THERMAL SPECIFICATIONS	8.2.1 8 Bits/Pixel - Mode 0 8-2
2.2 MECHANICAL DIMENSIONS	8.2.2 Output-doubled 8 Bits/Pixel -
((//\	Mode 8 8-2
Section 3: Pins	8.2.3 15/16-Bits/Pixel - Modes 9
3.1 PINOUT DIAGRAMS	and 10 8-3
3.2 PIN DESCRIPTIONS	8.2.4 24 Bits/Pixel - Mode 13 8-3
3.3 PIN LISTS	8.3 RAMDAC REGISTER ACCESS 8-3
	8.4 RAMDAC SNOOPING 8-3
Section 4: Electrical Data 4-1	8.5 SENSE GENERATION 8-3
Section 4: Electrical Data 4-1	8.6 POWER CONTROL 8-3
4.1 MAXIMUM RATANOS 4-1	
A.1 MAXIMUM PATINGS 4.2 DC SPECIFICATIONS 4.3 AC SPECIFICATIONS 4.4 AC SPECIFICATIONS 4.5 AC SPECIFICATIONS 4.6 AC SPECIFICATIONS 4.7 AC SPECIFICATIONS 4.	Castian O. Clask Comthasis and
4.3 AC SPECIEICA HOUNS J. J 4-3	Section 9: Clock Synthesis and
4.3.1 RAMDAC C Specifications 4-3	Control
4.3.2 Clock Timing 4-4	9.1 CLOCK SYNTHESIS 9-1
4.3.3 Inbut/Output Viming 4-5	9.2 CLOCK REPROGRAMMING 9-2
	9.3 DCLK CONTROL 9-3
Section 5: Reset and Initialization 5-1	
section 5. Reset and initialization 5-1	Section 10: Streams Processor . 10-1
	10.1 INPUT STREAMS 10-1
Section 6: System Bus Interfaces . 6-1	10.1.1 Primary Stream Input 10-1
6.1 PCI BUS INTERFACE 6-1	10.1.3 Fillinary Stream Input 10-2
6.1.1 PCI Configuration 6-1	10.1.2 Secondary Stream input 10-2 10.1.3 Hardware Cursor Generation 10-2
6.1.2 PCI Function Support 6-1	10.1.5 Hardware Cursor Generation 10-2
6.2 VI PUS INTEREACE 6.2	




10.1.4 Frame Buffer Organization/	13.2.3 Unlocking/Locking Other
Double Buffering 10-2	Registers 13-3
10.2 INPUT PROCESSING 10-4	13.3 TESTING FOR THE PRESENCE OF
10.2.1 Primary Stream Processing 10-4	A VIRGE CHIP
10.2.2 Secondary Stream Processing . 10-5	A ViRGE CHIP
10.3 COMPOSITION/OUTPUT 10-5	
10.3.1 Opaque Rectangular Overlaying 10-6	0 11 11 1101 0 11111
10.3.2 Blending 10-7	Section 14: VGA Competibility
10.3.3 Color/Chroma Keying 10-8	Support
10.3.4 Window Location 10-8	14.1 VGA COMPATIBILITY 14-1
10.4 STREAMS FIFO CONTROL 10-8	14.2 VESA SUPERIORS . 14-2
10.4 STREAMSTIFO CONTROL 10-0	
Section 11: Local Peripheral Bus 11-1	Section 15: Enhanced
11.1 Scenic/MX2 INTERFACE 11-2	Programming
11.1.1 Scenic/MX2 Register/Memory	15.1 MEMIORY-MAPPED DO 15-1
Access	15.1.1 OloMMIQ 15-1
11.1.2 Scenic/MX2 Compressed Data	15.1.1 Old MMIO
Transfer 11-4	15.2 DIRECT BINMAP ACCESSING
11.1.3 Scenic/MX2 Video Capture 11-5	LINEAR ADDRESSING 15-3
11.2 DIGITIZER INTERFACE 11-7	15 1 Old Linear Addressing 15-3
11.2.1 I ² C Register Interface 11-7	16.24 New Linear Addressing 15-3
11.2.2 SAA7110 Video Input 11-8	16.3 READ AND WRITE ORDERING 15-4
11.2.2 SAA/TIO VIGEO INPUL 11-0	
11.3 CL-480 INTERFACE 11-9	15.4 530 BUGINE PROGRAMMING 15-5
11.4 HOST PASS-THROUGH 11-10	154.1 Notational Conventions 15-5
11.5 LPB-ENABLED PIN	15.4/2 Initial Setup 15-6
ASSIGNMENTS 11/10	15.4.3 Autoexecute
\ \ \	15.4/4 2D Programming Examples . 15-6
Section 12: Miscellaneous	15.4.4.1 BitBLT 15-7
Functions	15.4.4.2 Rectangle Fill 15-17
12.1 VIDEO BIOS ROM INTERFACE	15.4.4.3 2D Line Draw 15-18
12.1.1 Disabling BIOS ROM Accesses 12-1	15.4.4.4 2D Polygon Fill 15-21
12.1.2 BIOS ROM Hardware Interface 12-1	15.4.5 3D Graphics Drawing 15-23
12.1.3 BIOS ROM Read Functional	15.4.5.1 3D Line Drawing 15-23
12.1.3 BIOS HOIVI NEAU FUINCIIONA	15.4.5.2 3D Triangle Drawing 15-23
10 1 4 PIOC POLY A 14 2 2 2 2	15.4.6 Z-Buffering 15-25
Timing	15.4.7 MUX Buffering 15-26
12.2 GREEN PC SUPPORT	15.4.8 3D Pixel Color Generation 15-26
12.2 GREEN PC SUPPONT	15.4.8.1 Texture Filtering 15-27
12.4 GENERAL OUTPUT PORT 12-5 12.5 FEATURE CONNECTOR	15.4.8.2 Generation 15-29
12.5 FEATURE CONNECTOR	15.4.8.3 Lighting 15-29
INTERFACE \ .\ \ .\.\	15.4.8.4 Fogging 15-30
12.6 SERIAL COMMUNICATIONS	15.4.8.5 Alpha Blending 15-30
PORT	15.5 PROGRAMMABLE HARDWARE
12.7 INTERRUPT GENERATION 12-11	CURSOR 15-31
	15.6 BUS MASTER DMA 15-33
Section 13: Basic Seftware	15.6.1 Video/Graphics DMA Transfers 15-33
Section 13. pasto syntware	15.6.2 S3d Engine Command/
Functions 13-1	Parameter/Image Data DMA
13.1 CHIP WAKEUP 13-1	Transfers 15-33
13.2 REGISTER ACCESS 13-2	1101131013 19-33
13.2.1 Unlocking the S3 Registers 13-2	
13.2.2 Locking the S3 Registers 13-3	• · · · · · · · · · · · · · · · · · · ·



Section	on 16: VGA Standard		Section	on 25: M	iscellane	ous		
Regis	ter Descriptions 1	16-1	Regis	ter Desc	riptions			25-1
	GENERAL REGISTERS				•		_	
16.2	SEQUENCER REGISTERS	16-5	Saatia	n 26. D	CI Regist	~ /	\	
16.3	CRT CONTROLLER							
	REGISTERS 1	16-20	Descr	iptions			·/· /	26/1
16.4	GRAPHICS CONTROLLER						1,	\vee /
	REGISTERS 1	16-35	Appe	ndix A: L	isting of	Raster	<i>'\</i>	
16.5	ATTRIBUTE CONTROLLER					T. D.		X A-1
	REGISTERS 1	16-42	Opera			(· /· v ·	/ ~/	/ / - 1
16.6	RAMDAC REGISTERS 1	16-48	_			$\Delta A A$	_	_
				ndix B: F	Register	Reteken	ce .	B-1
Section	on 17: S3 VGA Register		B.1	VGA REG	STERS	$\cdot / \cdot / / \times$	<i>!</i>	. B-2
	iptions	17 1	B.2	S3 VGA	EGISTERS	\$.\ .\		B-11
Desci	ipuons	1/-1	B.3	SYSTEM	CONTROL	\		
			_	REGISTE	RG	$m{\gamma} \cdots \cdot$		B-13
Section	on 18: System Control		B.4	SYSTEM	EXTENSIC)M		
Regis	ter Descriptions 1	18-1		REGISTE	STERS			B-15
				SED REG	ISTERS			B-18
	40.0.4		B.6/	STREAM	PROCES	SOR		_
	on 19: System Extension			REGISTE	R S			B-27
Regis	ter Descriptions 1	19-1	&. 7 (MEMORY	ORT CO	NTROLLE	R	
			_/ '	REGISTE	RS	· · · · ·		B-30
Saction	on 20: S3d Engine Register		B:6	DOME REC	SISTERS .	· · · · ·		B-32
		~/a /	~B.9 \\	LPB REGI	SISTERS STERS ANEOUS			B-33
		20-1	B2/10		ANEOUS			
20.1	REGISTER MAPPING AND	20/1	1-1	REGISTE	KS			B-37
	ADDRESSING	20/1	B. 71	PCI CONF	IGURATIO	N		
	COLOR PATTERN	1. [`	SPACE RI	EGISTERS	• • • • •		B-38
	REGISTERS	3 /3 /	\\/					
20.3	2D REGISTERS	2004	lpdex					. I-1
20.4	3D REGISTERS	y-24 \	✓					
Section	on 21: Streams Processor	\						
Regis	ter Descriptions(27-1						
		, .						
04".								
Section	on 22: Memory PolyControlle ter Descriptions	r						
Regis	ter Descripţioms 🔪 .\\ .>. .2	22-1						
Section	on 23: ØMA Register/							
Decui	intio 2	22.4						
Descr	iptions 2	23-1						
23.1	VIDEO/GRAPHICS DATA	00.0						
00.0	TRANSFER CHANNEL	23-2						
23.2	COMMAND TRANSFER	00.0						
	CHANNE	23-3						
Section	on 24: Local Peripheral Bus							
Reais	ter Descriptions 2	24-1						



List of Figures





List of Figures (continued)

LIST OF F	gures (continuea)		
# 15-1 15-2 15-3 15-4 15-5 15-6 15-7 15-8	Title Internal Organization	. 15-8 15-18 15-19 15-21 15-24 15-27	



List of Tables

				/ / \ \ \ \
#	Title	Page	#	Title Page
1-1	Video Resolutions Supported .	. 1-4	10-2	Register Fields Used For Scaling
3-1	Pin Descriptions			Up the Secondary Stream 10-
3-2	Alphabetical Pin Listing	. 3-12	11-1	LPB Enabled Pin Assignments . 11-1
3-3	Numerical Pin Listing		12-1	Trio64 type Feature Connector
4-1	Absolute Maximum Ratings	. 4-1		Configuration 12-
4-2	RAMDAC/Clock Synthesizer DC		12/2	LPB Feature Connector
	Specifications	. 4-1	_ / /	onfiguration (VL-Bus) 12-10
4-3	RAMDAC Characteristics	. 4-1	(12-6)	P Feature Connector
4-4	Digital DC Specifications	. 4-2	\ \	Configuration (PCI) 12-10
4-5	RAMDAC AC Specifications	. 4-3/	Sp	VGA Register Access Control
4-6	Clock Waveform Timing		\sim $^{\prime\prime}$	Extensions 13-3
4-7	SCLK-Referenced Input Timing	. 4-5	` 1¥-1\`	Standard VGA Registers Modified
4-8	LCLK-Referenced Input Timing	^\ \6 `	\ 	or Extended in ViRGE 14-
4-9	MCLK-Referenced Input Timing	44	19-1 15-2	New MMIO Addresses 15-2
	/.	/ \4-6\	Y5-2	Programming Parameters for
4-10	SCLK-Referenced Output Timin	∮ / ₹▽ `	\\ /	Overlapping BitBLTs 15-8
4-11	LCLK-Referenced Output Timing		2 0-1	S3d Register Memory Map 20-2
4-12	MCLK-Referenced Output Timit	g /4-8	V 20-2	Color Pattern Data Storage
4-13	CL-480 Timings - Trio64V+ Trivi	in (g		Requirements 20-3
	Host Interface	.\4-8		
4-14	Feature Connector Timing - Ok	Qut		
	from Trio64V+ to Feature	\bigvee	•	
	Connector	. 4-8		•
4-15	Feature Connector Tiping - Out	put		
	from Feature Connector to			
	Trio64V+ . \ . \ \ . \ . \	. 4-9		
4-16	Reset Timing	. 4-10		
5-1	Definition of RD[28:0] at the Risi	ing		
	Edge of the Reset Signal	. 5-2		
4-1	VL-Bus Upper Address Decodin	g 6-2		
7-1	Memory Size Chip Count			
	Configurations			
8-1	Color Modes			
9-1	PLL R Parameter Decoding			
10-1	Register Fields Used For Specif	ying		
	Frame Buffer Organization and			
	Double Buffering	. 10-3		



Section 1: Introduction



High-Performance Integrated DRAM-based 2D/3D Graphics and Video Accelerator

- High-performance 64-bit 2D/3D graphics engine utilizing S3's advanced S3d technology
- Integrated 135 MHz True-color RAMDAC and dual-clock synthesizer
- S3 Streams Processor for hardware-assisted video playback and games acceleration
- S3 Scenic Highway for direct interface to live video and MPEG-1 peripherals
- Pin compatable with LPB mode of Strio64V+

S3d 64-bit 2D/3D Engine Technology

- Best of class 2D performance for Windows95
- High quality/performance 30 texture mapping for interactive entertainment and presentations
- Texture perspective correction, lighting, and advanced intering modes for enhanced realism and image quality in all 3D texturing applications
- Full 16-bit 2-butter support in all rendering moves for en anced image quality, realism, and performance
- High performance lat and Gouraud shading support for traditional CAD applications.

S3 Streams Processon Features

- Filter of tell soreel dispray of two independent bixel streams of video and graphics with blending and color space conversion (YUV to RGB)
- Color key and phroma key for overlay of graphics onto video and video onto
 - Simultapeous display of graphics and ideo of different color depths
 - Arithmetic blending of two pixel streams for fade-in/fade-out effects

S**∮** S∮enic Highway Interface

- Philips SAA7110/SAA7111 video digitizers
- S3 Scenic/MX2 MPEG-1 audio/video decoder

High Non-Interlaced Screen Resolution Support

- 1280x1024x256 colors at 75 Hz refresh
- 1024x768x64K colors at 75 Hz refresh
- 800x600x16.7M colors at 75 Hz refresh

High-Performance Memory Support

- 64-bit DRAM memory interface
- 1-, 2-, and 4-MByte DRAM video memory
- Fast page mode and EDO DRAMs, with support for single-cycle EDO operation

Big Endian/Little Endian Byte Ordering for Support on Different CPU platforms



Industry-Standard Local Bus Support

- Glueless PCI 2.1 bus interface
- Glueless VESA[®] VL-Bus interface

Multimedia Support Hooks

- S3 Scenic Highway
- VESA advanced feature connector
- 8- and 16-bit bi-directional feature connector

Full Software Support

 Drivers for Windows 95, Windows 3.11, Windows NT, OS/2 2.1 and 3.0 (Warp), ADI 4.2

Green PC/Monitor Plug and Play Support

- Full hardware and BIOS support for VESA Display Power Management Signaling (DPMS) monitor power savings modes
- DDC monitor communications

Extensive Static/Dynamic Power Management

Industry-Standard 208-pin PQFP package

1.1 OVERVIEW

The S3d ViRGE™ integrated 3D prophes/video accelerator (hereinafter referred to a S3d ViRGE or ViRGE) brings the world of competing interactive entertainment, education, and presentations to the mainstream of the personal computing world. It does this by combining the S3[®] Streams Processor™, Stenit Highway™ and S3d Engine technologies on a single 208-pin PQFP chip with an integrated 135 MMz RAMDAC and dual clock synthesizer.

The 64-bit S3d Ergine technology delivers the 2D performance required for graphics-intensive Microsoft® Windows® 3.1 and Windows® 95 applications. In addition, the S3d Engine technology provides advanced 3D texture mapping features for interactive 3D applications such as gaming and presentations, as well as high performance shading features for CAD applications. The inclusion of S3's advanced Streams Processor for video and entertainment acceleration as well as S3's Scenic Highway for multimedia con-

nectivity rounds out S3d ViRGE as the complete interactive graphics multimedia solution.

1.2 S3d 64-BIT 2D/3D ACCELERATION TECHNOLOGY

The core of the S3d VIRCE is the S8d Engine technology. The general 3D features of the engine include flat and fourand chading texture mapping with perspective colrection, and 16-bit hardware z-buffering advanced texture mapping features include several lighting models and filtering/sampling modes to render realistic high quality interactive scenes. A detailed description of the S3d ViNGE texture mapping features is included in the S3 Document titled VIRGE Integrated 3D Accelerator Software Users Guide.

1,3 STREAMS PROCESSOR

media applications blend graphics ad video to provide the user with the most competing interactive experience. The Streams Rroossor facilitates this by permitting stretching, filturing, and color space conversion (YUV to R(B) of two independent pixel streams. Arithmetic blending of a primary graphics stream and secondary graphics/video stream is also possible for fade-in and fade-out effects for these applications. The stretching capabilities of the Streams Processor also allow the end user to enjoy high quality full screen video instead of a small grainy video window. Hardware double buffering of both primary and secondary data streams is also supported to enable high-quality "tear-free" playback.

The Streams Processor allows simultaneous display of graphics and video of different color depths. For example, it is possible to display 24 bpp-equivalent video on top of an 8-bit graphics background. This saves memory bandwidth and storage capacity while permitting higher frame rates.

The Streams Processor supports color keying, where a secondary stream video image pixel is displayed when the color of the primary graphics image pixel is the same as the color key. The color key can be any color value or a 1-bit mask in 15 bpp mode. Chroma keying, the overlaying



of irregularly-shaped and transparent video objects on a graphics background is also supported. This technique is often used in games and interactive applications.

Please see the S3 Document titled ViRGE Integrated 3D Accelerator Software Users Guide for more examples of using the Streams Processor in interactive and gaming applications.

1.4 S3 SCENIC HIGHWAY

The S3 Scenic Highway interface directly connects to MPEG-1 audio/video decoders such as S3's Scenic/MX2™ and the C-Cube® CL-480 as well as video digitizers such as the Philips® SAA7110/SAA7111. This provides easy implementation of MPEG-1 or digital video daughtercards that directly plug into the Scenic Highway connector. If MPEG-1 is implemented on an ISA card, a ribbon cable is necessary.

The Streams Processor and Scenic Highway are very tightly coupled to provide optimal live video playback. The Scenic Highway and Streams hardware automatically switch capture and tisplay buffers without software intervention

1.5 SOFTWARE SUPPORT

Windows95

S3 supplies a high performance Wildows95 driver. This driver will support the DirectDraw API to enable applications to utilize the Sheams Processor features. S3 will also provide a 2D-DDI driver to enable 3D applications to take advantage of the 3D rendering capabilities.

Windows NT

S3 will provide a 3D-DO driver to enable 3D applications to take advantage of the 3D rendering capabilities.

Windows 3.1

S3 supplies a high performance Windows 3.1 driver. This driver supports the DCI 1.6 API to enable applications to utilize some of the Streams Processor features.

OS2 2.1 and 3.0

S3 will supply a full-featured driver for each of these operating systems.

DOS Applications

S3 supports DOS applications in two ways:

- Driver support for OOS BDVPI's include Argonaut[®]'s BRYNDE[™], Criterion 's RenderWare™, and Microsof[®]'s RealityLab™.
- 2. S3 will provide a DOS AN which allows DOS programs to access the 3D and streams reading so VIROE. This approach allows existing applications to be quickly ported to the VIROE hardware.

Existing CAD Applications

SZ will office DOS drivers for the 3D-Studio™ and other AutoDesk applications.



1.6 VIDEO RESOLUTIONS SUPPORTED

Table 1-1. Video Resolutions Supported

Resolution	1 MB DRAM	2 MBs DRAM	4 MBs DRAM
640x480x4	V	~	~
640x480x8	~	٧	V
640x480x16	~	>	~
640x480x24	~	٧	~
800x600x4	~	~	~
800x600x8	~	~	~
800x600x16	~	~	~
800x600x24		~	~
1024x768x4	~	~	~
1024x768x8	~	~	V
1024x768x16		~	~
1024x768x24			V
1152x864x8	V	~	V
1280x1024x4	~	~	~
1280x1024x8		~	v
1600x1200x4	~	V	
1600x1200x8		~	/ k

1.7 MORE INFORMATION

For more detailed information about programming for the ViRGE product contact your lecal S3 representative or S3 directly for a copy of the ViRGE Integrated 3D Accelerator Software Users Guide.





Section 2: Mechanical Data

2.1 THERMAL SPECIFICATIONS

Parameter	Min	Ту		Max	Unit
Thermal Resistance OJC		\\foots	7		°C/W
Thermal Resistance OJA (Still Air)		24			°C/W
Junction Temperature			1	125	°C

2.2 MECHANICAL DIMENSIONS

VIRGE comes in a 208-pin PQFP package. The mechanical dimensions are given in Figure 2-1.









Figure 2-1. 208-pin PQFP Mechanical Dimensions



Section 3: Pins



3.1 PINOUT DIAGRAMS


VIRGE comes in a 208-pin POFP package. It has two primary operating modes with significantly different pin definitions. These modes are selected according to the strapping of the PD24 pin at power-on reset.

PD24 has an internal pull-up. Therefore by default, ViRGE powers up in Frio64-compatible mode. The pinout and pin descriptions for this mode of operation are described in the *Trio32/Trio64 Integrated Graphics Accelerators* data book.


If PD24 is strapped low at reset, ViRGE powers up in Local Paripheral Bus (LPB) mode. The pinout for this mode for a PCI configuration is shown in Figure 3.2. The pinout for this mode for a VL-Bus configuration is shown in Figure 3-3.













3.2 PIN DESCRIPTIONS

The following table provides a brief description of each pin on ViRGE for its PCI bus and VL-Bus configurations. The following abbreviations are used for pin types.

- I Input signal
- O Output signal
- B Bidirectional signal

Some pins have multiple names. This either reflects the different functions performed by those pins depending on the bus configuration selected by power-on-strapping of multiplexed pins whose functions are selected via a register bit setting. The pin definitions and functions are given for each possible case.

Table 3-1. Pin Descriptions

Symbol	Туре	Pin Number(s)	Description				
BUS INTERFACE	BUS INTERFACES						
Address	and Data						
AD[31:0]	В	207-208, 1-6, 10-11, 13-18, 28-31, 33-36, 39-46	(PCI) Multiplexed Address/Data Bus. A bus transaction (cycle) consists of an address phase followed by one or more data phases.				
SD[31:0]	В		(VL) System Date Bus.				
SA[22:2]	_	201-196, 191 - 185, 183-17	(VD) System Address Bus Lines 22:2.				
SAUP1 (VL)	-	25	W. Upper Address Decode 1. In conjunction with SAUR2 his input tells ViRGE when to respond when its memory/register address space has been relocated above 4 MBytes. Specifically, SAUP1 = 0, SAUP2 = 1 - register/port address access SAUP1 = 1, SAUP2 = 0 - video memory access The other two combinations are ignored.				
SAUP2 (VL)	_(50	(VL) Upper Address Decode 2. See definition for SAUP1.				
C/BE[3:0]		7, 19, 27, 38	(PCI) Bus Command/Data Byte Enables. These signals carry the bus command during the address phase and the byte enables during the data phase.				
SBE[3:0]	\vee_{λ}		(VL) Data Byte Enables.				
Bus Con	trol						
SCLK \	$\cup J$	194	(PCI) PCI System Clock.				
SCLK	<u> </u>		(VL) CPU System Clock				
INTA	0	152	(PCI) Interrupt Request.				
SINTR			(VL) Interrupt Request.				



Table 3-1. Pin Descriptions - LPB Mode (Continued)

Symbol	Туре	Pin Number(s)	Description
IRDY	1	21	(PCI) Initiator Ready. A bus data phase is completed when both IRDY and TRDY are asserted on the same cycle.
RDYIN			(VL) Local Bus Cycle End Acknowledge. ViRGE holes read data valid on the system data bus until this input is asserted.
TRDY	0	23	(PCI) Target Ready. A bus day phase is completed when both IRDY and TRDY are asserted on the same cycle.
SRDY			(VL) Local Bus Cycle End.
DEVSEL	0	24	(PCI) Device Select, VIRGE dives this signal active when it decodes its address as the target of the current access.
LOCA			(VL) Local Bus Access Cycle Indicator. This signal is output during local bus cycles to allow system logic chip sets to prevent concurrent EISA/ISA cycle generation.
IDSEL	_	8	(PCI) Initialization Device Select. This input is the chip select for CI configuration register reads/writes.
SM/ĪŌ	I		(VL) Memory/I/O Cycle Indicator. This signal is high for amemory cycle and low for an I/O cycle.
RESET	1	193	(PX) System Reset. Asserting this signal forces the egisters and state machines to a known state.
SRESET			(VL) System Reset.
FRAME		20	(PCI) Cycle Frame. This signal is asserted by the bus master to indicate the beginning of a bus transaction. It is deasserted during the final data phase of a bus transaction.
SADS			(VL) System Address Strobe.
PAR	Zd)26)	(PCI) Parity. ViRGE asserts this signal to verify even parity during reads.
SW/R	个		(VL) Write/Read Cycle Indicator. This signal is high for a write and low for a read.
	ノロ		



Table 3-1. Pin Descriptions - LPB Mode (Continued)

Symbol	Туре	Pin Number(s)	Description
STOP	0	25	(PCI) Stop. ViRGE asserts this signal to indicate a target disconnect.
SAUP1	· · · · · · · · · · · · · · · · · · ·		(VL) Upper Address Decode 1. In conjunction with SAUP2 this input tells ViRGE when to respond when its memory/register address space has been relocated above 4 MBytes. Specifically, SAUP1 = 0, SAUP2 = 1 - register por address access SAUP1 = 1, SAUP2 = 0 - video memory access The other two combinations are landed.
CLOCK CONTRO)L		
XIN	l	156	Reference Frequency input. If an external crystal is used, it is connected between XOUT and this pin. A stable external frequency source can also be input via this pin. If P011 is strapped low at power-on, this becomes the OCLE (dot clock) input, bypassing the internal oscillator. This is nermally only used for test purposes.
XOUT	0	157	Crystal Output If an external 14.318 MHz crystal is used, it is connected between XIN and this pin. This pin drives the crystal via an internal oscillator.
DISPLAY MEMO	RY INTE	RFACE /	
Address	and Data		
MA[8:0]	0	80, 78, 76, 77, 72, 73, 78, 77, 79	viernoy Address Bus. The video memory row and column addresses are multiplexed on these lines.
PD[63:32]	B	122 20 176, 116, 13, 111 109, 10, 106, 108, 110, 12, 115, 7, 139, 121, 144, 14), 140, 138, 134, 12, 180, 128, 12, 129, 131, 131, 136, 139, 141, 143	Display Memory Pixel Data Bus Lines 63:32. Certain of these pins are enabled for feature connector operation when bit 0 of SRD is set to 1 and bit 1 of SRD is cleared to 0.
PD[31:0]		70, 68, 66, 64, 61, 58, 56, 54, 53, 55, 57, 59, 63, 65, 67, 69, 105, 103, 101, 98, 95, 93, 91, 89, 88, 90, 92, 94, 97, 100, 102, 104	Display Memory Pixel Data Bus Lines 31:0. PD[28:0] are also used as the system configuration strapping bits, providing system configuration and setup information upon power-on or reset. After reset, the General Data Bus signals are multiplexed on 24 of these pins.



Table 3-1. Pin Descriptions - LPB Mode (Continued)

Symbol	Туре	Pin Number(s)	Description
	Control		
RAS[1:0]	0	50, 84	Row Address Strobes. RAS1 is output on pin 50 when bit 6 of SRA is set to 1 for a PCI configuration. RAS1 is used to select the upper 2 MBytes of a 4 MByte memory configuration. It is not available for PB VIBus configurations, limiting memory to MBytes.
CAS[7:4]	0	52, 51, 49, 48	Column Address Strobe Lines 7:41. These signals are not driven when the Trio64-cal patible feature connector is enabled by setting bit 0 of SBD to 1 and bit 1 of SBD to 0. This prevents content on on the multiplexed PD lines
CAS[3:0]	0	82, 83, 85, 86	Column Address Strone Lines 3:0.
WE	0	125	Write Enable.
OE[1:0]	0	50, 124	Output Enable. OET is output on pin 50 when bit 2 of CR36 is cleared to 0 (EDO memory). If the feature connector is disablet (bit 9 of SRD cleared to 0), this output is the same as OEO (for 64-bit PD bus operation. If the Tro64 compatible VAFC feature connector is enabled to 1 of SRD set to 1 and bit 1 of SRD cleared to 0), OET is held high (not asserted). This eneures that EDO memory data is not driven on the roultiplexed RD ines when the Trio64-compatible feature connector is enabled. OET is never generated in fast page mode operation. Instead, if bit 6 of SRA is obserted to 0 (default), a second OEO signal is output on pin 10. This allows the same board to use either fast page or EDO memory in 2-MByte designs with no additional hardware. OET is not available for LPB VL-Bus configurations. Memory designs requiring use of pin 50 as a memory control signal cannot be used.
VIDEO INTERFA	CE		
PDOWN		165	Power Down. Asserting this signal turns off the RGB analog output from the DACs.
VREF		14	Voltage Reference. This pin is tied to V_{SS} through a 0.1 μF capacitor.
RSET	7/) 69	Reference Resistor. This pin is tied to V _{SS} through an external resistor to control the full-scale current value.
AR	2/	168	Analog Red. Analog red output to the monitor.
AG \	D	171	Analog Green. Analog green output to the monitor.
AB	\sim	172	Analog Blue. Analog blue signal to the monitor.



Table 3-1. Pin Descriptions - LPB Mode (Continued)

Symbol	Туре	Pin Number(s)	Description
ENFEAT	0	151	Enable Feature Connector. Setting SRD to 1 drives this signal low when SR1C_1-0 are 00b. This also enables all feature connector operations.
BLANK	В	191, 206	Video Blank. The BLANK function is on pin 191 When LPB feature connector operation is enabled in RCI
VFCBLANK	В	115	configurations. It is on pin 206 for LPB 13-Bus configurations. It is on pin 125 when Trio64-compatible VAFC operation is enabled and is called VFCBLANK. When ESYNC is high, BIANK is a feature connector output. When ESYNC is low, BLANK is a feature connector input that when driven low turns off the video output.
ESYNC		183, 205	External SYNC. The ESYNC function is on pin 183 when LPB feature connector operation is enabled in
VFCESYNC	1	109	PCI configurations. It is on ain 205 for LPB VL-Bus configuration. It is on pin 109 when Trio64-compatible VAFC operation is enabled and is called VFCESYNC. When ESYNC is briven low, HSYNC, VSYNC and BLARK become inputs. When ESYNC is high, HSYNC, VSYNC and BLARK become outputs.
EVIDEO	I	203	External video The EVIDEO function is on pin 203 when PB leature connector operation is enabled. It is
VFCEVIDEO		111	on pin 111 When Trio64-compatible VAFC operation is enabled and is called VFCEVIDEO. When this input is essented low, PA[15:0] (or VFCPA[15:0]) are inputs and are sampled by VCLKI. When this input is high, PA[15:0] (or VFCPA[15:0]) are outputs to the feature connector.
EVCLK	ı	204	External VCLK. The EVCLK function is on pin 204 when LPB feature connector operation is enabled. It is
VFCEVCLK			on pin 113 when Trio64-compatible VAFC operation is enabled and is called VFCEVCLK. When this input is asserted low, VCLK is an input to the internal RAMDAC. When this input is high, VCLK is output to the feature connector.
VCLK	B)148	Video/Pixel Clock. The VCLK function is enabled on pin 148 when feature connector operation is enabled. When EVCLK (or VFCEVCLK) is high, this signal is an output to the feature connector. When EVCLK is low, this becomes an input used only for test purposes.
NCTKI (106	VCLK Input. The VCLKI function is enabled when LPB VAFC (16-bit) feature connector operation is enabled. Setting bit 1 of SRB to 1 causes VCLKI to be used to clock in feature connector pixel data to the internal RAMDAC.



Table 3-1. Pin Descriptions - LPB Mode (Continued)

Symbol	Туре	Pin Number(s)	Description
HSYNC	В	149	Horizontal Sync. When ESYNC (or VFCES NC) is high, this is the horizontal sync output. When ESYNC is low, this is an input from the feature connector.
VSYNC	В	150	Vertical Sync. When ESYNC (or VICESYNC) is high, this is the vertical sync output. When ESYNC is low, this is an input from the feature cornel for.
PA[15:0]	В	201-199, 189- 185, 202, 184, 175, 174, 155, 154, 147, 146	Pixel Address Lines [15:0]. The PA[15:0] function is enabled on the pins indicated for PCI configurations when LPB feature connector operation is enabled. Only PA[7:0] are enabled for VL-Bus configurations. The PA function is go the pins indicated for
VFCPA[15:0]	В	144, 142, 140, 138, 134, 132, 130, 128, 127, 129, 131, 133, 136, 139, 141, 143	VFCPA[15:0] when TNO64-compatible VAFC operation is enabled. When SVIDEO (or VFCEVIDEO) is high, PA signals are outputs to the feature connector. When EVIDEO is law, PA signals are inputs and are sampled by VCLKI if b. 1 of SRB is set to 1.
MISCELLANEO	US FUNC	TIONS	$-\langle \langle \rangle \rangle$
General	Data, I/O	and Serial Ports	
GA[15:0]	0	105, 103, 101, 98, 95, 93, 91, 89, 88, 90, 92, 94, 97, 100, 102, 104	(PCI) General Address Bus. These signals provide the address in BIOS ROM reads. They are multiplexed with Pt signals. Programmers must ensure that the mamon bus is inactive when reading the ROM.
GD[7:0]		53, 55, 57, 59, 63, 65, 67, 69	(RSI) General Data Bus. These signals carry data for BIOS FOM reads. They are multiplexed with PD signals. Programmers must ensure that the memory bus is inactive when reading the ROM.
ROMEN	0	153	(PCI) ROM Enable. This signal provides the chip output enable input for BIOS ROM reads.
ROMCS	°	155	(VL) ROM Chip Select. This signal provides the chip output enable for BIOS ROM reads. It is output when bits 1-0 of SR1C are any value except 11b.
GPIOSTR)15)	(VL) General Input/Output Port Write Strobe. If SR1C_1-0 are 01b, this is asserted whenever a General Input Port access (CR55_2 is set to 1 and the 3C8H port is read) or a General Output Port access (write to CR5C) is made.
GOP[1:0]		190, 151	(PCI) General Output Port Bits 1-0. If SR1C_1 is set to 1, the value of CR5C_0 is output on pin 151 (GOP0) and the value of CR5C_1 is output on pin 190 (GOP1).
GOP[1:0]	0	153, 151	(VL) General Output Port Bits 1-0. If bit 1 of SR1C is set to 1, the value of CR5C_0 is output on pin 151 (GOP0). If SR1C_1-0 are 11b, the value of CR5C_1 is output on pin 153 (GOP1)



Table 3-1. Pin Descriptions - LPB Mode (Continued)

Symbol	Туре	Pin Number(s)	Description
STWR	0	190	(PCI) Strobe Write. If SR1C_1 is cleared to 0, this signal is asserted whenever a write is made to CR5C It is used to enable a General Output Port letch
SPCLK	1/0	205	Serial Port Clock. This is the clock for social data transfer, either for I ² C or DDC2 monitor data communications. As an output, it is programmed via MMFF20_0. As an input, its status is read/ia MMFF20_2. In either case the serial port must be enabled by setting MMFF20_4 to 1. PD[25:25] can be strapped to allow I/O JE2H or E8H, access to MMFF20 while ViRGE is disabled
SPD	I/O	206	Serial Port Data. This is the data signal for serial data transfer, either for C or DDC2 monitor data communications. As an output, it is programmed via MMFF20_1. As an input, its status is read via MMFF20_3. Petition case the serial port must be enabled by setting MMFF20_4 to 1. PD[26:25] can be strapped to allow 100 (52H or E8H) access to MMFF20 while ViRGZ is dispresed.
	PERIPHER	AL BUS	
Scenic/MX2 Mo			
LD[7:0]	1/0	202, 184, 175, 174, 155, 154, 147, 146	LPB Data. This is the Scenic Highway data bus and calcies compressed data to the Scenic/MX2 and video data from the Scenic/MX2.
LCLK	-	148	LTB Clock. This clock controls transactions between Vihor and Scenic Highway peripherals
VREQ/VRDY	0	203	Video Request/Ready. This signal is part of the the Scenic Highway data transfer protocol between ViRGE and the Scenic/MX2.
CREQ/CRDY	-	7202	Scenic/MX2 Request/Ready. This signal is part of the the Scenic Highway data transfer protocol between ViRGE and the Scenic/MX2.
ENFEAT			Enable Feature Connector. This signal is connected to the Scenic/MX2 chip enable input such that the Scenic/MX2 is disabled when feature connector operation is enabled.



Table 3-1. Pin Descriptions - LPB Mode (Continued)

Symbol	Туре	Pin Number(s)	Description	
	Video 8 in and Video 16 (PCI only) Modes			
LD[7:0]	1.	202, 184, 175, 174, 155, 154, 147. 146	LPB Data Bus [7:0]. This is the Scenic Highway data bus and carries video data input.	
LD[15:8]	1	201-199, 189- 185	(PCI) LPB Data Bus [15:8]. Scenic Highway video data input for the upper data byte in Video 16 mode.	
HS	ı	203	HSYNC. HSYNC input signating the transition from one line to the next.	
VS	1	204	VSYNC. VSYNC input signaling the transition from one frame to the next.	
HD[7:0]	0	201-199, 189- 185	Host Data. CL-480 compressed data.	
HSEL[2:0]	0	178-176	Host Select. These signals select one of five CL-480 host interface registers.	
Video 8 In/Out I	Mode (CL	-480) (PCI only)		
LD[7:0]	1	202, 184, 175, 174, 155, 154, 147, 146	LPB Data Bus (10). This is the Scenic Highway data bus and carries video data input.	
DS		. 179	Data Shabe. Vil GF asserts this signal to select the CL-489 for a lead or write operation.	
R∕W	0	180	Read/Write. VIAGE drives this signal high to specify a CL 480 lead cycle and low to specify a write cycle.	
DTACK	1 .	181	ata Mckrowledge. The CL-480 asserts this signal when it letches compressed data from ViRGE or when it has placed video data on LD[7:0]. This is an open drain signal.	
CFLEVEL	-	182	Compressed Data FIFO Level. When this signal is low, the CL-480 FIFO has room for at least 44 bytes of compressed data. This is an open drain signal.	
POWER	AND GR			
VDD		12, 87, 62, 81, 36, 137, 192	Digital power supply	
AVDD		164, 169, 170	Analog power supply (RAMDAC)	
CLKAVDD[1:2]	11	158, 160	Analog power supply (clock synthesizer)	
vss		9, 22, 32, 47, 20, 71, 87, 99, 114, 123, 126, 135, 145, 195	Digital ground	
AVSS		159, 161, 163, 167, 173	Analog ground .	



3.3 PIN LISTS

Table 3-4 lists all ViRGE pins alphabetically. The pin number(s) corresponding to each pin name are given in the appropriate mode/bus interface type column. Table 3-5 lists all pins in numerical order. The corresponding pin name/pin number is given in the appropriate mode/bus interface column.

Table 3-2. Alphabetical Pin Listing

	PIN(S)		
Name	PCI	VL	10,3
AB	172	172	
AD[31:0]	207-208, 1-6, 10-11,13-18, 28-31,		
	33-36,39-46		
AG	171	171	
AR	168	168	
AVDD	164, 169, 170	164, 169, 170)
AVSS	159, 161, 167, 173	159, 161, 167, 173	
BGNT			
BLANK	191	208	
BREQ			
CAS[3:0]	82, 83, 85, 86	82, 82, 84, 88	
CAS[7:4]	52, 51, 49, 48	52/51/49/48	
C/BE[3:0]	7, 19, 27, 38		
CFLEVEL	182		
CLKAVDD[1:2]	158, 160	158, 160	
CREQ/CRDY	204	3 04	
DEVSEL	24		
DS	179		
DTACK	181		
ENFEAT	151	151	
ESYNC	183	205	
EVCLK	204	204	
EVIDEO	203	203	
FRAME	20		
GA[15:0]	105, 105, 101, 98, 90, 92, 94, 97, 100,		
	102, 104		
GD[7:0]	53, 65, 67, 59, 63, 65, 67, 69		
GOP[1:0]	199, 151	153, 151	
GNT	197		
GPIOSTR	<u> </u>	151	
HD[7:0]	201/199, 189-185		
HS	203	203	
HSEL[2:0]	178-176		
HSYNC	149	149	
IDSEL	8		
ĪNTĀ	152		
IRDY	21		



Table 3-2. Alphabetical Pin Listing (Continued)

	PIN(S)	•
Name	PCI	VL ^
LCLK	148	148
LD[7:0]	202, 184, 175, 174, 155, 154, 147, 146	202, 184, 175, 174, 155, 154, 147, 146
LD[15:8]	201-199, 189-185	
LOCA		24
MA[8:0]	80, 78, 76, 74, 72, 73, 75, 77, 79	80, 78, 76, 74, 72, 73, 75, 77, 79
OE0	124	124
OE1	50	
PA[7:0]	202, 184, 175, 174, 155, 154, 147, 146	202, 184, 175, 174, 155, 154, 147, 146
PA[15:8]	201-199, 189-185, 134, 132, 130, 128	
PAR	26	
PD[63:0]	122, 120, 118, 116, 113, 111, 109, 107,	122, 120, 118, 116, 113, 111, 109, 107,
	106, 108, 110, 112, 115, 117, 119, 121,	106, 106, 110, 112, 115, 117, 119, 121,
		142, 140, 138, 134, 132, 130, 128,
	134, 132, 130, 128, 127, 129, 131, 133	124, 32, 130, 128, 127, 129, 131, 133,
	136, 139, 141, 143, 70, 68, 66, 64, 64,	136, 133, 141, 143, 70, 68, 66, 64, 61,
	58, 56, 54, 53, 55, 58, 56, 54, 53, 55	5 8, 5 6, 5 3, 55, 58, 56, 54, 53, 55,
	57, 59, 63, 65, 67, 69, 105, 103, 101,	57 59, 63, 65, 67, 69, 105, 103, 101,
	98, 95, 93, 91, 89, 88, 90, 92, 94, 97,	98, 95, 23, 91, 89, 88, 90, 92, 94, 97,
	100, 102, 104	02, 104
PDOWN	165	165
RAS0	50	\$ 0
RAS1	84	/
REQ	198	
RESET	193	
RDYIN		21
ROMEN	153	
ROMCS		153
RSET	166	166
R/W	180	
SA[22:2]		201-196, 191-185, 183-176
SADS		20
SAUP1		25
SAUP2		50
SBE[3:0]		7, 19, 27, 38
SCLK \	194	194
SD[31:0]	\cup	207-208, 1-6, 10-11, 13-18, 28-31, 33-36,
		39-46
SINTR		152
SM/IO		8
SPCLK	205	205



Table 3-2. Alphabetical Pin Listing (Continued)

	PIN(S)	
Name	PCI	VL
SPD	206	206
SRDY		23
SRESET		193
STOP	25	
STRD		
STWR		
STWR	190	
SW/R		26
TRDY	23	
VFCBLANK	115	115
VFCESYNC	109	109
VFCEVCLK	113	113~
VFCEVIDEO	111	126
VFCPA[15:0]	144, 142, 140, 138, 134, 132, 130, 13	28, 14, 142, 140, 138, 134, 132, 130, 128,
	127, 129, 131, 133, 136, 139, 141, 14	127 129, 181, 133, 136, 139, 141, 143
VFCVCLK	117	(1)/1 /)
VFCVCLKI	106	Y06/ / Y
VCLK	148	148
VCLKI	106	166
VDD	12, 37, 62, 81, 96, 137, 198	12, 87, 62, 81, 96, 137, 192
VREQ/VRDY	203	/ 203
VREF	162	/162
VS	204	204
VSS	9, 22, 32, 47, 60, 61, 67, 114, 123,	9, 22, 32, 47, 60, 71, 87, 114, 123,
	126, 135, 145, 168, 195	126, 135, 145, 163, 195
VSYNC	150	150
WE	125	125
XIN '	156	156
XOUT	157	157



Table 3-3. Numerical Pin Listing

	Name	
Number	PCI	VL A
1	AD29	SD29
2	AD28	SD28
3	AD27	SD27
4	AD26	SD26
5	AD25	SD25
6	AD24	SD24
7	C/BE3	SBE3
88	IDSEL	SM/ĪŌ / \ \ \
9	VSS	VSS / \ \
10	AD23	SD23 V
11	AD22	SD22
12	VDD	VDP
13	AD21	SQ21
14	AD20	SDA
15	AD19	9010
16	AD18	(Sp/18/)
17	AD17	SD/1 / Y
18	AD16	SDV
19	C/BE2	NRE2
20	FRAME	\ \ 3AB \$
21	IRDY	FIDYIN
22	VSS /	\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
23	TRDY	SRDY
24	DEVSEL //	LOCA
25	STOP	SAUP1
26	PAR	SW/R
27	C/BE1	SBE1
28	AD15	SD15
29	AD14	SD14
30	AD/3	SD13
31	A012	SD12
32	_vsfe \	VSS
33	AD	SD11
34	AO19	SD10
35	ADS	SD9
36	AD8	SD8
37	VDD	VDD
38	C/BEO	SBEO
39	AD7	SD7
40	AD6	SD6
41	AD5	SD5
42	AD4	SD4



Table 3-3. Numerical Pin Listing (Continued)

	Name	
Number	PCI	VL
43	AD3	SD3
44	AD2	SD2
45	AD1	SD1
46	AD0	SD0
47	VSS	VSS
48	CAS4	CAS4
49	CAS5	CAS5
50	RAS1/OE1	SAUP2
51	CAS6	CAS6
52	CAS7	CAS7
53	PD23/GD7	PD23 (\ \ \
54	PD24	PD24
55	PD22/GD6	P2022
56	PD25	PDR5
57	PD21/GD5	1 2021
58	PD26	PP/26
59	PD20/GD4	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
60	VSS	vss/
61	PD27	PD27
62	VDD	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
63	PD19/GD3	D19
64	PD28	PD28
65	PD18/GD2	PD18
66	PD29	PD29
67	PD17/GD1	V PD17
68	PD30 \ \ \ \	PD30
69	PD16/GD@	PD16
70	PD31 (~)	PD31
71	vss	VSS
72	MAY4	MA4
73	MA3 \ \	MA3
74	MA5	MA5
75	MAR V	MA2
76	MAG	MA6
77	(Ma(1)	MA1
78	MA)7	MA7
79	MAO	MA0 .
80	MAS	MA8
81	VDD	VDD
82	CAS3	CAS3
83	CAS2	CAS2
84	RAS0	RASO



	Name	
Number	PCI	VL
85	CAS1	CAS1 A
86	CASO	CASO
87	VSS	vss
88	PD7/GA7	PD7
89	PD8/GA8	PD8
90	PD6/GA6	PD6
91	PD9/GA9	PD9
92	PD5/GA5	PD5
93	PD10/GA10	PD10 /
94	PD4/GA4	PD4
95	PD11/GA11	PD11
96	VDD	VDD \
97	PD3/GA3	PD3
98	PD12/GA12	PR 12
99	VSS	/sk/
100	PD2/GA2	PO2/
101	PD13/GA13	(PD/13/)
102	PD1/GA1	YD/ / Y
103	PD14/GA15	PDU
104	PD0/GA0	P 00
105	PD15/GA15	ADV6
106	PD55/VFCVCLKI	D55/VFCVCLKI
107	PD56	PD56
108	PD54	PD54
109	PD57/VFCESYNO	PD57/VFCESYNC
110	PD53	PD53
	PD58/VFCEVIDEO	PD58/VFCEVIDEO
112	PD52	PD52
113	PD59/VPCEVCLK	PD59/VFCEVCLK
114	VSS	VSS
115	PD61/VECBLANK	PD51/VFCBLANK
116	PU60	PD60
117	PD50/VFCVCLK	PD50/VFCVCLK
118	PDW	PD61
119	7049	PD49
120	PD62 .	PD62
121	PD48	PD48
122	PD63	PD63
123	VS\$	VSS
124	OE0	OEO
125	WE	WE
126	VSS	VSS



Table 3-3. Numerical Pin Listing (Continued)

	Name	
Number	PCI	VL
127	PD39/VFCPA7	PD39/VFCPA7
128	PD40/VFCPA8	PD40/VFCPA8
129	PD38/VFCPA6	PD38/VFCPA6
130	PD41/VFCPA9	PD41/VFCPA9
131	PD37/VFCPA5	PD37/VFCPA5
132	PD42/VFCPA10	PD42/VFCPA10
133	PD36/VFCPA4	PD36/VFCPA4
134	PD43/VFCPA11	PD43/VFCPA/1
135	VSS	vss / \
136	PD35/VFCPA3	PD35/VFXP/K3
137	VDD .	VDD (\ \ \
138	PD44/VFCPA12	PD44/VFSPA 2
139	PD34/VFCPA2	PO34/VFCPA2
140	PD45/VFCPA13	PD45/VECPA13
141	PD33/VFCPA1	PD3-WF0PA1
142	PD46/VFCPA14	PD46WKCP314
143	PD32/VFCPA0	PDZ2/VFO/A0
144	PD47/VFCPA15	P047/VFCPA15
145	vss	Nyss /
146	LD0/PA0	Loorpao
147	LD1/PA1	D1/PA1
148	LCLK/VCLK	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
149	HSYNC	HSYNC
150	VSYNC	VSYNC
151	ENFEAT/GOP	ENFEAT/GPIOSTR/GOP0
152	ĪNTĀ	SINTR
153	ROMEN	ROMCS/GOP1
154	LD2/PA	LD2/PA2
155	LD3/PA3	LD3/PA3
156	XID	XIN
157	xbuf	XOUT
158	CLKAVDD	CLKAVDD1
159	AVES	AVSS
160	OLKAVDD2	CLKAVDD2
161	(AVSS	AVSS
162	VREF	VREF
163	VSS/	VSS
164	AVDD	AVDD
165	PDOWN	PDOWN
166	RSET	RSET
167	AVSS	AVSS
168	AR	AR



Table 3-3. Numerical Pin Listing (Continued)

	Name	
Number	PCI	VL
169	AVDD	AVDD
170	AVDD	AVDD
171	AG	AG
172	AB	AB
173	AVSS	AVSS
174	LD4/PA4	LD4/PA4
175	LD5/PA5	LD5/PA5
176	HSEL0	SA2
177	HSEL1	SA3
178	HSEL2	SA4
_179	DS	SA5
_180	R/W	SA6
181	DTACK	SAT
182	CFLEVEL	SAR ~
183	ESYNC	\$49.
184	LD6/PA6	LD6/PD6
185	LD8/PA8/HD0	VA 10
186	LD9/PA9/HD1	SA11/
187	LD10/PA10/HD2	SA12
188	LD11/PA11/HD3	SAIZ
189	LD12/PA12/HD4	\$A14
190	STWR/GOP1	S A15
191	BLANK	SA16
192	VDD ///	VDD
193	RESET	SRESET
194	SCLK \\\	SCLK
195	vss \	VSS
196	VCLKI V	SA17
197	GNT	SA18
198	REØ	SA19
199	LD 13 PA 3/HD5	SA20
200	LD(14)(PA14)(HD)6	SA21
201	LD 5/PA15/HU7	SA22
202	- 107/207	LD7/PA7
203	VREO VRDY/HS/EVIDEO	VREQ/VRDY/HS/EVIDEO
204	CREO/CRDY/VS/EVCLK	CREQ/CRDY/VS/EVCLK
205	SPCLY	SPCLK/ESYNC
206	SPE	SPD/BLANK
207	AD31	SD31
208	AD30	SD30







Section 4: Electrical Data

4.1 MAXIMUM RATINGS

Table 4-1. Absolute Maximum Ratings

Ambient temperature	0° C to 70° C
Storage temperature	-40° C to 125° C/
DC Supply Voltage	-0.5V to 7.0V
I/O Pin Voltage with respect to V _{SS}	-0.5V to VDD+0.5

4.2 DC SPECIFICATIONS

Note: In all cases below, digital VDD = 5V & 30° and the operating temperature is 0° C to 70° C.

Table 4-2. RAMDAC/Clock Synthesizer DC Specifications

Symbol	Parameter	Min	Typical	Max	Unit
AVDD	DAC supply pitage	4.75	5	5.25	V
AVDD (CLOCK)	PLL supply voltage	4.75	5	5.25	V
VREF	Internal voltage raterence	1.10	1.235	1.35	V

Table 4-3. RAMDAC Characteristics

	Min	Typical	Max	Unit
Resolution Each DAC		8		bits
LSB Size		66		μА
Integral Linearity Erro			± 1	LSB
Differential Linearity Error			± 1	LSB
Output Full-Scale Current		17		mA
DAC to DAC Mismaten			5%	
Power Supply Rejection Ratio			0.5	%/ % AVDD
Output Compliance	0.0		1.5	V .
Output Capacitance			30	pF
Glitch Impulse		75		pV-Sec



Table 4-4. Digital DC Specifications (VDD = 5V \pm 5%, Operating Temperature 0° C to 70° C)

Symbol	Parameter	Min	Max	Unit
VIL	Input Low Voltage	-0.5	0.8	v
ViH	Input High Voltage	2.4 (Note 1)	V _{DD} +0.5	\ \ \ \ \
Vol	Output Low Voltage		Vss + 0.4	
Voн	Output High Voltage	2.4		\v \
IOL1	Output Low Current	8 (Note 2)		
Юн1	Output High Current	-4		√ √A
I _{OL2}	Output Low Current	16 (Note 3)		(mA
Юн2	Output High Current	-8) mA
lo _L 3	Output Low Current	24 (Note 4)		M A
ІОНЗ	Output High Current	-12	$V \setminus V \setminus V$	mA
loz	Output Tri-state Current		///	μА
Cin	Input Capacitance	\ \	5	pF
Соит	Output Capacitance		5	pF
Icc	Power Supply Current		590 (Note 5)	. mA

Notes for Table 4-4

- 1. The value for pins 25 (STOP) and 26 (PAR) is 2.6
- 2. I_{OL1}, I_{OH1} for pins ROMEN, INTA, STRD, STWR, HSWC, VSYNC, VCLK, BLANK, ENFEAT, MA(8:0), CAS[7:0], PD[63:0], AD[31:0], DD[7:0], HSEL, DS, R/W, DTACK, VREO/VRDY, SPCLK, SPD
- 3. IOL2, IOH2 for pins OE[1:0], WE, RAS[10]
- 4. IOL3, IOH3 for pins PAR, STOP, DEVSELATED
- lcc measured for a resolution of 1024x 68x8 with a 75 MHz DCLK and a 60 MHz MCLK at 25°C and 5V.
- The pin names used in these notes are the primary ones for PCI configurations. An output signal multiplexed on one of these pins has the same drive level, as does a VL-Bus output for the same pin.



4.3 AC SPECIFICATIONS

Note: All AC timings are based on an 80 pF test load.

4.3.1 RAMDAC AC Specifications

Table 4-5. RAMDAC AC Specifications

Typical	Max	Unit	Notes
5		ko/ K	1
3		l _E n /	2
15		Qs V	
2	\mathcal{N}	ns	3
	5 3	5 3	5 ns

Notes for Table 4-5

3

Measured from the 50% point of VCLK to the 50% point 1. of full scale pansition

Measured from 10% to 90% full scale 2. With DAC outputs equally loaded



PRELIMINARY



4.3.2 Clock Timing




Table 4-6. Clock Waveform Timing

Symbol	Parameter	Min	Max	Units	Notes
Tcyc	SCLK Cycle Time (VL-Bus)	29	25	ns	1
	SCLK Cycle Time (PCI)	\$ 50//	1/25	ns	1
	LCLK Cycle Time	30	200	ns	
	MCLK Cycle Time	16.67	100	ns	
	DCLK Cycle Time (VGA Mode)	25	100	ns	1
	DCLK Cycle Time (Enhanced Made)	2.5	100	ns	1, 2
THIGH	SCLK High Time (VL-Bus)	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	80	ns	
	SCLK High Time (PCI)	12	80	ns	
	LCLK High Time	12	160	ns	
TLOW	SCLK Low Time (VL-Rus)	8	80	ns	
	SCLK Low Time (PCI)	12	80	ns	
	LCLK Low Tipne	12	160	ns	
	SCLK Slew Plate	1	4	V/ns	3
	LCLK SIOW Hate	1	4	v/nS	3

Notes to Table 4-6

- 1. f_{DCLK} ≥ 1/2 f_{SCLK} o ensure valid writes to the PLLs.
- For DCLK rates above 80 MHz, clock doubling is used. The maximum DCLK rate with clock doubling is 67.5 MHz.
- Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be net across the minimum peak-to peak portion of the clock waveform.



4.3.3 Input/Output Timing




Figure 4-2. Input Timing

Table 4-7. SCLK-Referenced Input Timing

PCI Bus			
Symbol	Parameter	Min	Units
Tsu	AD[31:0], C/BE[3:0], FRAME, IRDY, IDSEL setup	7	ns
Тн	AD[31:0] hold	1	ns
Тн	C/BE[3:0], FRAME, IRDY, IDSEL hold	1	ns
VL-Bus			
Symbol	Parameter	Min	Units
Tsu	AD[31:2], BE[3:0], SM/IO, SWA, SADS (address phase) setup	12	ns
TH	AD[31:2], BE[3:0], SM/N, SWN, SWN, address phase) hold	1	ns
T _{SU}	AD[31:2], BE[3:0], D1, D0, \$\overline{AD}\$ (and a phase) setup	4	ns
TH	AD[31:2], BE(3:0), D1, D0, SADS (data phase) hold	1	ns
Tsu	RDYIN setup	6	ns
T _H	RDYIN hold	1	ns
Miscellaneou	ıs \		
Symbol	Parameter	Min_	Units
Tsu	ROM data GD (7.0) setup (PCI)	5	ns
Тн	noM data GD[7:0] hold (PCI)	7	ns
T _{SU}	Zenacal Input Port GD[7:0] setup	5	ns
Тн	General Input Port GD[7:0] hold	7	ns



Table 4-8. LCLK-Referenced Input Timing

Scenic/MX2 Interface						
Symbol	Parameter	Min	✓ Units			
Tsu	LD[7:0] setup	10	ns			
' T _H	LD[7:0] hold	9 ^	\ he /			
Tsu	CREQ/CRDY	6.	ns			
TH	CREQ/CRDY	8 /				
CL-480/SAA	7110 Interface	\sim	$^{v} \sim$			
Symbol	Parameter	Mic	Units			
Tsu	LD[7:0] setup (also LD[15:8] for 16-bit interface)	6	ns			
Тн	LD[7:0] hold (also LD[15:8] for 16-bit interface)	8	ns			
Tsu	HS setup	V 6 V	ns			
TH	HS hold	1 41	ns			
Tsu	VS setup	$\backslash \backslash 6 $	ns			
TH	VS hold	7	ns			


Table 4-9. MCLK-Referenced Input Timing

Symbol	Parameter	Min	Units
Tsu	MD[63:0] setup to MCLK (19gh (2-cycle EDQ)	0	ns
Тн	MD[63:0] hold from MQLK high (2-cycle EDO)	12.5	ns
T _{SU}	MD[63:0] setup to following OAS low (1 cycle EDO)	0	ns
Тн	MD[63:0] hold from following CAS ow (1-cycle EDO)	15	ns
Tsu	MD[63:0] setup to GAS (righ (fast page)	0	ns
TH	MD[63:0] hold from CAS high (fast page)	15	ns

Note

1. The timing reference in each of the three cases above is to the event that causes the latching of the read data. The MCLK used to latch 2-cycle EDO data is an internal signal that cannot be directly observed. The CAS signals used to latch read data in the other operational modes are derived from the internal MCLK.





The minimum delay is the minimum time after the clock edge that the valid signal state from the previous cycle will begin transition to the next state (become invalid).

The maximum delay is the maximum time after the clock edge that the signal state is valid for the next cycle.

Table 4-10. SCLK-Referenced Output Timing

PCI Bus		$\overline{}$	\langle / \rangle	\rightarrow	
Parameter		Min	Max	Units	Notes
AD[31:0] valid delay		2	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	ns	1
DEVSEL, PAR delay	^	$\binom{2}{2}$	11/	ns	Medium DEVSEL timing used
STOP delay	A	$\frac{1}{2}$	11	ns	
TRDY delay			11	ns	
INTA delay		<u> </u>	11	ns	
VL-Bus	V				
Parameter \	\sim	Min	Max	Units	Notes
AD[31:2], D1, D0 valid delay		7	16	ns	
SINTR delay		5 ·	30	ns	
SRDY delay		5	11	ns	
LOCA active delay		5	15	ns	
LOCA inactive delay	<u> </u>	5	20	ns	
Miscellaneous					
Parameter		Min	Max	Units	Notes
STRD delay		3	15	ns	
ROMEN (PCI) delay		4	10		
ROM address valid delay (PCI)		5	30	ns	
AD[7:0] ROM deta valid delay (PCI)		5	30	ns	

Note

 Due to the timing for TRDY for read cycles, data is not sampled on the clock edge immediately following its becoming valid. This guarantees the PCI 2.0 specification time of 11 ns.



Table 4-11. LCLK-Referenced Output Timing

Scenic/MX2 Interface				
Parameter	Min	Max	Units	Notes
VREQ/VRDY active delay	2	11	ns	Z ns typ
LD[7:0] valid delay	2	15	ns	8 ns typ
LD[7:0] tri-state from LCLK	7	15	ns	

Table 4-12. MCLK-Referenced Output Timing

Parameter	Min	Max /	Units Notes
PD[63:0] valid delay	2	7/11	ns 1
MA[8:0] valid delay	1.5	6	Qs V
CAS[7:0] active delay	1	5.5	ns
CAS[7:0] inactive delay	1	<i>75</i> /€ <i>7</i>	09/
RAS[1:0] active delay	1	/ 5\\	ns
RAS[1:0] inactive delay	1 🕻	$\sqrt{6}$	ns
OE[1:0] active delay	اروبلا	4.5	ns
WE active delay	15	4.5	ns

Note

1. The maximum delay time is 7 ns for cycle operation and 11 ns for 2-cycle operation.

Table 4-13. CL-480 Timings - Trio6 (+ Driving Host Interface

CL-480 Inter	face		
Symbol	Parameter	Min	Units
	HD[7:0] (write), HSEL[2:0], R/W valid to DS low	LCLK Toyo	ns
T _H	HD[7:0] write HSEL[2:0], R/W hold from DS low	LCLK Toyo	ns
Tsu	HD[X:0] (read) setup to DTACK high	5	ns
Тн	HQ7:01 (read) hold from DTACK high	0	ns

Table 4-14. Peature Connector Timing - Output from Trio64V+ to Feature Connector

Symbol	Parameter	Min	Units	Notes
Tsu	PA[15:0], BLANK setup to VCLK rising	5	ns	
Тн	PA[15:0], BLANK hold from VCLK rising	5	ns	




Table 4-15. Feature Connector Timing - Output from Feature Connector to Trio64V+

Symbol	Parameter	Min	Max	Units	Notes
T _{SU}	PA[15:0], BLANK setup to VCLK or VCLKI rising	6		ns $\left\langle \right.$	\1
₹ _H	PA[15:0], BLANK hold from VCLK or VCLKI rising	6		DS.	$\langle V \rangle$
	VCLK	25	40	hs .	
	VCLKI	27	40	V UP D	\sim 1 2
	VCLK, VCLKI duty cycle	40	60	/ %	
	VCLK, VCLKI high time	10	25/	141	
	VCLK, VCLKI low time	10	2 5	\ns\	
	VCLK, VCLKI slew rate	1	A 4	V/he	

Notes for Table 4-15

- CLK for a pass-through feature 1. Pixel data is clocked into the internal RAMDAC using connector and VCLKI for a VAFC configuration.
- 2. This corresponds to the VESA VAFC specification munn clock of 37.5 MHz.








Table 4-16. Reset Timing

Symbol	Parameter	<u> </u>	7	Min	Units
TLOW	SRESET (VL) or RESET (PCI) active pulse with	th 🔽		400	ns
Tsu	PD[28:0] setup to SRESET (VL) or RESET (PC inactive			~ ₂₀	ns
Тн	PD[28:0] hold from SRESET (VL) or RESET (P	(I)		10	ns



Section 5: Reset and Initialization

The reset signal (RESET for PCI, SRESET for VL-Bus) resets the internal state machines in ViRGE and places all registers in their power-on default states. It also initiates several configuration actions, as described in this section.

The PD[28:0] pins are pulled up internally. They can be individually pulled low through external 10 K Ω resistors. These pull-ups and pull-downs do not affect normal operation of the pins as part of the pixel data bus, but they do force the pins to a definite state during reset. At the rising edge of the reset signal, this state is sampled and the data loaded into the CR36, CR37, CR68 and CR6F registers. The data is used for system configured tion, such as system bus and memory parametel selection. The definitions of the PD[28:02 st ping bits at the rising edge of the reget signal shown in Table 5-1.

Strapping bits 7-5 define the displaymenory size. However, the S3 BIOS determines this value directly and writes it to CR36_7-5 after Therefore, systems using the SO BIOS go not need to strap the PDI7:5] pine Other pins may also not require strapping desending on the design and bus type.



Table 5-1. Definition of PD[28:0] at the Rising Edge of the Reset Signal


CR Bits	PD Bits	Value	Function		
	Syste	m Bus S	Bus Select \		
CR36_1-0	1-0	00	Reserved		
		01	VL-Bus VL-Bus		
		10	PCI local bus		
		11	Reserved		
	Memo	ry Page	Mode Select		
CR36_3-2	3-2	00	1-cycle EDO mode		
		01	Reserved		
		10	2-cycle EDO) mode		
		11	Fast page mode		
-	Enable	Video I	BIOS (VL-Bus)		
CR36_4	4	0	Disable video BIOS access (system BIOS contains video BIOS)		
		1	Enable video BIOS access		
	Displa	y Memo	ry Size		
CR36_7-5	7-5	000	4 MBytes		
		001	Reserved		
		010	Reserved		
		011	Reserved		
		100	2 MBytes		
		101	Reserved		
		110	1 MByze		
		111	Preserve CO		
	Enable	ViRGE	(VL-Bus)		
CR37_0	8	0 (isable ViRGE except for video BIOS accesses		
		1	Enable VIRGE		
CR37 1	9		Reserved		
	Video	BIQS RC	DM Size VL-Bus		
CR37 2	10	18	64-KByte video BIOS		
		~ //	32-KByte video BIOS		
	Clock	Select	V		
CR37_3	-M	0)	Use external DCLK on pin 156 and external MCLK on pin 151		
			(test purposes only)		
		7	Use internal DCLK, MCLK		
	RAMD	AC Writ	e Snooping (VL-Bus)		
CR37_4	ر کھر)	0	Disable LOCA/SRDY for RAMDAC writes		
		1	Enable LOCA/SRDY for RAMDAC writes		



Table 5-1. Definition of PD[28:0] at the Rising Edge of the Reset Signal (Continued)

CR Bits	PD Bits	Value	Function					
	BIOS	Field						
CR37_7-5	15-13		Reserved for use by the S3 BIOS					
,	CAS/	DE Trail	iling Edge Delay High Order Bit					
CR68_0	16	0	0 delay (1 unit if MM8204_5 = 1)					
		11	2 units delay (3 units if MM8204_5 = 1)					
	CAS/C	E Leadi	ing Edge Delay High Order Bit					
CR68_1	17	0	0 delay (1 unit if MM8204_6 = 1)					
		1	2 units delay (3 units if MM8204_6 = 1)					
	RAS L		ng Select					
CR68_2	18	0	4.5 MCLKs					
·		1	3.5 MCLKs					
			ge Timing Select					
CR68_3	19	0	3.5 MCLKs					
		1	2.5 MCLKs					
CR68_6-4	22-20		Reserved					
	·		Bus Size					
CR68_7	23	0	Memory data bus is 32 bits. Memory data bus is \$2 bits / MByte) or 64 bits (2 or more					
		1	Memory data bus is \$2 bits /1 MByte) or 64 bits (2 or more MBytes)					
	Opera	ting Mod	de Select					
CR6F_0	24	0	LPB/Node					
		1	Tylo64-companible mode					
	Serial	Port I/O	Address/Select V					
CR6F_1	25	0	Senal Port register accessed at I/O address 000E8H					
		1	erial Port register accessed at I/O address 000E2H					
	Serial	Port Add	kess type Select					
CR6F_2	26	(0]	Seria Port register accessed at address defined in CR6F_1					
		1/4	Serial Port register accessed at its MMIO address only (offset FF20H)					
	WE Tr	ailing Ed	dgeDelay					
CR6F_3	27	71	0 delay (1 unit if MM8204_3 = 1)					
	\mathcal{I}		2 units delay (3 units if MM8204_3 = 1)					
	WE A	adina Ec	ige Delay					
CR6F_4	28		0 delay (1 unit if MM8204_4 = 1)					
			2 units delay (3 units if MM8204_4 = 1)					







Section 6: System Bus Interfaces

ViRGE interfaces to either a PCI bus or a VESA local bus (VL-Bus). This section describes the connections and functional characteristics of these interfaces.

6.1 PCI BUS INTERFACE

ViRGE provides a complete PCI interface. Poweron strapping bits 1-0 must be set to 10b to enable this interface. The pinout and other specifications are in conformance with Revision 2.1 of the the PCI specification. No glue logic is required.

6.1.1 PCI Configuration

The Vendor ID register (Index 00H) in the PSI Configuration space is hardwired to 5383H to specify S3 Incorporated as the randor The Device ID register is hardwired to 5331H. The Revision ID will vary by stepping.

Bits 10-9 of the Status register (Index 06H) are hardwired to 01b to specify medium DEVSEL timing. The Class Code register (Index 08H) is hardwired to 30000H to specify that ViRGE is a VGA compatible device. Bits 3-0 of the Base Address 0 register (Index 10H) are hardwired to 00H. This indicates that the "prefetchable" bit is cleared to 0, the base register can be located anywhere in a 32-bit address space and the base register is located to premory space.

6.1.2 PCI Function Support

The following functions (among those appropriate for a graphics device) are supported as defined by the PCI 2.1 specification. Refer to this

specification for the appropriate functional timing diagrams.

- Basic Read Operation
- Basic Wate Operation
- Aaster Initiates Termination
 - Master-abort Termination
- Targe Initiated Termination (retry, discongrect or target abort)
 - **Bus Master Arbitration**
 - Fast Back to Back Transactions
 - Posted Transactions
 - **Delayed Transactions**
 - **Device Selection**
- Configuration Read
- Configuration Write
- Type 0 and 1 Configuration Cycles
- Interrupts
- Parity (reads)
- RAMDAC Snooping

The following functions are not supported.

- Exclusive Access
- Complete Bus Lock
- Special Cycle
- Address Data Stepping
- PERR



6.2 VL-BUS INTERFACE

Power-on strapping bits 1-0 must be set to 01b to enable VL-Bus operation. Only SA[22:2] are directly decoded. Two inputs (SAUP1, SAUP2) are provided to allow decoding of the upper address lines for ViRGE address space accesses. The meanings of SAUP1 and SAUP2 are defined by the following truth table.

Table 4-1. VL-Bus Upper Address Decoding

SAUP2	SAUP1	EFFECT
0	0	Ignored
0	1	Decode Access to register/port address space
1	0	Decode Access to linear addressing address space (video memory)
1	1	Ignored

There are many ways to generate these inputs depending on the system design. If response to a single linear addressing window above 4 Meytes is required, a PLD can be used to decorbine appropriate address space.

6.2.1 VL-Bus Cycles


The basic VL-Bus read cycle is shown in Figure 6-1. The address is latched by VinGE on one of two rising SCLK edges as shown in Figure 6-1 and explained in Note 1.

The basic VL-Bus write cycle is shown in Figure 6-2. The single wait-state is the default configuration. This can be changed to wait-states (SRDY asserted one cycle earlier) by clearing bit 4 of CR40 to 0. The address is latched at the end of T1. By default write that is latched on the first rising SCLK edge after the assertion of RDYIN.


6.2.2 SRDY Generation

For a VL-Bus configuration, ViRGE raises its SRDY output early in the T₁ cycle and then tristates it. It then asserts SRDY to signal the end of the cycle. Some systems synchronize or otherwise delay this signal and then assert RDY to the

processor. If this is done, this RDY signal should also be fed to the RDYIN input of ViRGE (see Note 3 of Figure 6-2). ViRGE holds read data active until RDYIN is asserted. If the SRDY signal is not intercepted, it should be fed to both the processor RDY input and ViRGE RDYIN input








- 1. For one decode wait state (bit 4 of CR40 set to 1), the address is latched on the first clock edge indicated here if bit 3 of CR58 is set to 1. If this bit is cleared to 0, the address is latched on the second clock edge indicated. The address is always latched on the first clock edge if bit 4 of
- 2. The system chip set can delay the RDYIN input by 1 or more cycles. This example assumes a 1 cycle delay, as indicated by the solid line. Note that read data is held valid an extra cycle.





- For one decode vail state (bit 4 of CR40 set to 1), the address is latched on the first clock edge indicated here if bit 3 of CR58 is set to 1. If this bit is cleared to 0, the address is latched on the second clock edge indicated. The address is always latched on the first clock edge if bit 4 of CR40 is cleared to 0.
- 2. The wait-state is inserted by setting bit 4 of CR40 to 1 to delay SRDY assertion by 1 cycle from the assertion of SADS. This is the default value.
- 3. Data is latched on the rising SCLK edge following assertion of RDYIN.



Section 7: Display Memory

ViRGE supports a DRAM-based video frame buffer. This section describes the various configurations supported, the functional timing for memory accesses and the operation of various register bits that affect memory timing and operation. It also describes how access to display memory is controlled to maximize graphics performance.

7.1 DISPLAY MEMORY CONFIGURATIONS

ViRGE uses either fast page mode or externed data out (EDO) DRAMs for its frame buffer. At DRAMs can be configured as 256Kx4, 256Kx2 or 256Kx16. A Tech Note lists recommended DRAMs.

For loading reasons, a maximum of 8 DRAM chips can be used for the frame buffer. Table 7-1 shows the supported memory size chip count configurations.

Table 7-1 Memory Size/Chip Count Configurations

	25	SKH4	1	256 k	x8	256Kx16
1 MB		<u>&</u> /	X	4		2
2 MB			小	Y		4
4 MB						8

Figure 7-1 shows a 1-Mbyte memory configuration for either a VL-Bus or PCI bus configuration. Either fast page or EDO (1-cycle or standard) memory can be used. The PD bus is 32 bits. This reduces performance and the number of video modes available as compared with 64-bit PD bus operation. Trio 4-compatible VAFC feature connector operation can be enabled (SRD_1 = 0).

The configuration options for 2 MBytes of memory are complex, depending on memory type (fast rage or EDO), system bus type (VL-Bus or PCI) and feature connector operation type (Trio64-compatible VAFC or LPB feature connector) With 2 MBytes of memory, 64-bit PD bus operation is a palable unless the Trio64-compatible VAFC feature connector is enabled (SRD_1 = 0). The signals for this feature connector are multiplexed on the upper PD lines. Therefore, 32 bit PD bus operation must be forced (CR68_7 = 0) before feature connector operation is enabled. (Note that this entire discussion applies only to Trio64-compatible VAFC feature connector operation, which is selected by SRD_1 = 1.)

If only fast page memory is to be used, $\overline{\text{OE0}}$ can be connected to both the 1st and 2nd MByte. Pin 124 always outputs $\overline{\text{OE0}}$. Pin 50 also outputs $\overline{\text{OE0}}$ with fast page memory when SRA_6 = 0 for a PCI configuration. Figure 7-2 shows pin 50 connected to the DRAMs' $\overline{\text{OE}}$ input. However, pin 124 could be connected and must be for a VL-Bus configuration. In either case, forcing the PD bus to 32 bits turns off all control signal activity for the 2nd MByte so feature connector activation is allowed.

If EDO memory is to be used with a 2-MByte configuration, the DRAM \overline{OE} pins must be connected to pin 50 of the Trio64V+ if feature connector activation is required. This can only be done with a PCI bus configuration. In this case, pin 50 outputs $\overline{OE0}$ with no feature connector and $\overline{OE1}$ when the feature connector is enabled. With EDO memory, 2 MBytes of memory and the fea-






Figure 7-2. 2-MByte Memory Configuration






Figure 7-3. 4-MByte Memory Configuration



ture connector enabled, $\overline{OE1}$ is held high throughout the memory cycle. This is required to turn off output from the EDO DRAMs in the 2nd MByte. The 1st MByte is still active because it is connected to the still-functioning $\overline{OE0}$.

Connecting pin 50 to the 2nd MByte DRAM OE's works for both fast page and EDO DRAM in PCI configurations whether or not feature connector operation is to be enabled. However, this configuration cannot be upgraded to 4 MBytes. If feature connector operation is never required, OEO (pin 124) can be used to drive both the 1st and 2nd MBytes of both fast page and EDO DRAM. This configuration is upgradeable to 4 MBytes for PCI bus systems.

A 4-MByte configuration requires RAS1 to select the 3rd and 4th MByte. ViRGE outputs RAS1 on pin 50 for PCI configurations when bit 6 of SRA is set to 1. RAS1 is not available for VL-Bus configurations, limiting memory size to 2-MBytes. Figure 7-2 shows a 4-MByte configuration using RAS1. The Trio64-compatible VAFC feature connector cannot be used with 4 MBytes of memory and must never be enabled for 4-MByte configurations.

7.2 DISPLAY MEMORY REFRESH

VIRGE uses the standard CAS before RAS PRAM refresh method. The functional tinging for this can be found in any standard DRAM databook.

The number of refresh cycles performed per herizontal line is determined by bit 6 of CR11. It bit 2 of CR3A is set to 1, the number of terresh cycles per horizontal line is determined by the setting of bits 1-0 of CR3A. Refreshes are performed during the horizontal blanking period.

7.3 DISPLAY MEMORY FUNCTIONAL TIMING

Figure 7-4 shows the functional timing for a fast page mode read cycle. This also shows how certain parameters for various control signals can be adjusted to meet the access time requirements of a variety of DRAMs. Power-on strapping of CR68_0 allows the trailing edges of the CAS and OE signals to be delayed by 0 or 1 unit. (This


unit, typically on the order of 1 to 2 ns, varies by signal loading, manufacturing process and other variables.) After power-up, MM8204_5 can be programmed to change the delay to 1 or 3 units. Power-on strapping of CR68_1 allows the leading edges of the CAS and OE signals to be delayed by 0 or 1 unit. After power-up, MM8204_5 can be programmed to change the delay to 1 or 3 units. Power-on strapping of CR68_2 allows selection of the RAS low time as 3.5 or 4.6 MCLks. After power-up, MM8204_6 can be programmed to change this to 2.5 MCLks. The low time can be increased 0.5 MCLK via CR58_7. Power-on strapping of CR68_3 allows selection of the RAS precharge time as 2.5 or 3.5 MCLks. After power-up, MM8204_1 can be programmed to change this to 1.5 MCLKs. The high time can be reduced 0.5 MCLK via CR58_7.

Read data is teached on the rising edge of CAS. Ap internal CAS is used for this purpose. The internal OB signal rises at the same time, but because of proprogation delays, the DRAM will not see this edge immediately. This plus the DRAM turn-off time guarantees that valid data is latched.

Figure 7-5 shows the functional timing for a fast page mode write cycle. The RAS and CAS signals can be adjusted as explained for the read cycle bove. Power-on strapping of CR6F_3 allows the trailing edge of the WE signal to be delayed by 0 or 1 unit. After power-up, MM8204_3 can be programmed to change the delay to 1 or 3 units. Power-on strapping of CR6F_4 allows the leading edge of the WE signal to be delayed by 0 or 1 unit. After power-up, MM8204_4 can be programmed to change the delay to 1 or 3 units.


Figure 7-6 shows the functional timing for a fast page mode read/modify/write cycle. This is a 1-wait state cycle.





- 1. The RAS precharge time can be adjusted via CR68_3, MM8204_1 and CR58_7.
- The RAS low time for a single column access is adjustable via CR68_2, MM8204_2 and CR58_7.
 (The dashed line shows the RAS signal if the second page mode cycle were to be eliminated.)
- 3. The CAS and OE edges can be stretched via CR68_1-0 and MM8204_6-5. CAS and OE edges move together, but the leading and trailing edges can be stretched independently.





- 1. The RAS precharge time can be adjusted via CR68_3, MM8204_1 and CR58_7.
- The RAS low time for a single column access is adjustable via CR68_2, MM8204_2 and CR58_7.
 (The dashed line shows the RAS signal if the second page mode cycle were to be eliminated.)
- The leading and trailing edges of CAS can be independently stretched via CR68_1-0 and MM8204_6-5. The leading and trailing edges of WE can be independently stretched via CR6F_4-3 and MM8204_4-3.







Figure 7-7 shows the functional timing for an Extended Data Out (EDO) mode read cycle. One difference between an EDO read cycle and a fast page mode read cycle is that EDO memory holds the data valid longer, allowing the data to be latched one cycle later (rising edges of T8 and T10). This allows the use of slower access time memory or a faster MCLK. Therefore, the last page access (or first for a single access) is one

MCLK longer. Note that RAS, the last CAS and OE are all stretched one MCLK and OE is held low for the entire cycle instead of being pulsed as in a fast page mode cycle.

The timing adjustments for RAS, CAS/OE and WE as described above for fast page mode cycles also apply to EDO cycles. Note that if the minimum RAS active time is specified as 3.5 MCLKs,





- 1. The RAS precharge time can be adjusted via CR68_3, MM8204_1 and CR58_7.
- The RAS low time for a single column access is adjustable via CR68_2MM8204_2 and CR58_7. (The dashed line shows the RAS signal if the second page mode cycle were to be eliminated.)
- 3. The CAS and OE edges can be stretched via CR68_1-0 and MM8204_6-5. CAS and OE edges move together, but the leading and trailing edges can be stretched independently.



the actual minimum for a single EDO read cycle will be 4.5 MCLKs.

An EDO write cycle is functionally the same as a fast page mode write cycle.

EDO mode read/modify/write cycle. Since read

data is latched later than for a fast page mode cycle, there is less time available between the read and write.




Figure 7-8. EDO Mode Read/Modify/Write Cycle



7.4 1-CYCLE EDO DRAM SUPPORT

Bits 3-2 of CR36 are cleared to 00b to indicate that 1-cycle EDO DRAM operation is being used.

The functional timing for 1-cycle EDO reads and writes is provided by Figure 7-9. The DRAM drives valid read data after the $\overline{\text{CAS}}$ falling edge at T5. The chip latches the data on the next falling $\overline{\text{CAS}}$ edge. Note that a dummy cycle is required at the end to latch the last read. Write data is latched by the DRAM on the falling edge of $\overline{\text{CAS}}$. No dummy cycle is required, so RAS rises one cycle earlier than shown in Figure 7-9 and the last $\overline{\text{CAS}}$ shown in the figure does not occur.

Figure 7-10 shows a read/modify/write cycle with 1-cycle EDO operation. A dummy cycle is added between the read and write.

CPU (i.e., linear addressing) access to memory is not supported with 1-cycle EDO, 2-cycle EDO operation will automatically be used for this function.




Figure 7-9. 1-Cycle EDO Mode Read/Write






Figure 7-10. 1-Cycle EDO Mode Bead/Modify/Write Cycle

7.5 DISPLAY MEMORY ACCESS CONTROL

A number of processes compete for access to display memory. These competing processes are (in decreasing order of access bijority):

- Primary Stream High
- RAM refresh
- Secondary Stream High
- Hardware cursor fatch
- LPB
- Read DMA Nigh
- Secondary controller request/grant (S3 Shared Frame Buffer Interface)
- CPU accesses
- S3d Engine accesses

- Primary Stream Low
- Secondary Stream Low
- Read DMA Low

The three processes with high and low priorities have associated threshold register fields. If the current count is above the threshold level for a process, that process is given its low priority. Once the threshold is reached, the process is given its high priority.

Each of the processes (except for RAM refresh and hardware cursor fetch) has an associated timeout register field. These define the maximum latencies for giving up the memory bus when another process requests control. All of these threshold and timeout fields are described in the MPC Register section.







Figure 8-1.

mode.

For 8 bits/pixel modes, the ViRGE internal 24-bit

RAMDAC provides three 256 6-bit word color look-up table (LUT) RAMs feeding three 8-bit

DACs. A clock doubled mode is also provided for

8 bits/pixel modes. A 24-bit LUT bypass is provided for 15/16- and 24-bit color modes. The block

diagram for the internal RAMDAC is shown in

The method of operation depends on whether or

not the Streams Processor is active and the color

Section 8: RAMDAC Functionality

8.1 OPERATING MOD

Depending of the cetting of CR67_3-2, the following operating modes are available:

- Processor Off Processor On
- Pocessor On secondary n werlaid on VGA Mode 13 back-

reams Processor off (CR67-3-1 = 00b), data from the video FIFO (memory) is processed by/another ViRGE module and then passed directly to the RAMDAC. (Figure 8-1 shows the data




Figure 8-1. Internal RAMDAC Block Diagram



Table 8-1 Color Modes

Color Mode	CR67 Bits 7-4	PA Bits	MAX DCLK	MAX Pixel Rate	Description
0	0000	7:0	80 MHz	80 MHz	8-bit pseudo-color (LUT) - Default
8	0001	15:0	67.5 MHz	135 MHz	Two 8-bit pseudo-color (LUT)
9	0011	15:0	80 MHz	80 MHz	15-bit high-color (LUT Bypess)
10	0101	15:0	80 MHz	80 MHz	16-bit high-color (LUT Bypass)
13	1101	23:0	50 MHz	50 MHz	24-bit true-color (LUT By pass)

going through the Streams Processor, but all Streams Processor functions are bypassed.) This mode is used for those video modes not supported by the Streams Processor. This includes all VGA modes except modes D, E, 10, 12 and 13, all interlaced modes and the clock-doubled 8 bits/pixel mode.

With the Streams Processor on (CR67_3-2 = 11b), memory data is passed directly to the Streams Processor. 8 bits/pixel (palettized) data is passed directly to the RAMDAC, where it is interpreted by the color look-up table and returned to the Streams Processor as RGB666. This and other input data types are converted to RGB888 (required) and then sent to the RAMDAC (in the high and true color bypass.

8.2 COLOR MODES

ViRGE internal RAMDAC provides 5 color modes of the following 3 primary types:

- 8 bits (low byte of the mechanism and are bus) are latched each pixel lock and are used to select a LUT location.
- 16 bits (low two bytes of the internal pixel address bus) are bytched each pixel clock. These select two consecutive LUT locations, the data from which is clocked out to the DAGs at twice the pixel clock rate.
- 15 or 16 bits (lower two bytes of the internal pixel address bus) or 24 bits (all three bytes of the internal address bus) are transferred directly to the DACs each pixel clock.

Each of the 5 color modes is listed in Table 8-1. The desired prode is selected by programming bits 7-4 of CR67.

8.2.1 8 Bits Pixel - Mode 0

Mode is selected by setting bits 7-4 of CR67 to 0000b. In this mode, the low 8 internal pixel address bas base are ANDed with the contents of the Pixer Read Mask register (3C6H). The result of the AMD operation selects one of 256 LUT locations. This results in the output of 6 bits of color information to each of the DACs.

2.2 Output-doubled 8 Bits/Pixel -Mode 8

This mode is selected by setting bits 7-4 of CR67 to 0001b. In this mode, latching of pixel data from the lower two bytes of the internal pixel data bus is based on the pixel clock (VCLK) and output of pixel data from the latches to the DACs is based on an internal clock running at twice the VCLK rate. Either bit 4 or bit 6 of SR15 must be set to 1 when this mode is selected and bit 7 of SR18 must also be set to 1.

This mode processes two pixels per VCLK with a maximum VCLK rate of 67.5 MHz. This results in an effective pixel output clock rate of 135 MHz.

The internal pixel bus bits are ANDed with the contents of the Pixel Read Mask register. The result of the AND operation selects one of 256 LUT locations. This results in the output of 6 bits of color information to each of the DACs.



8.2.3 15/16-Bits/Pixel - Modes 9 and 10

These modes are selected by setting bits [7:4] of CR67 to 0011b (15 bits/pixel) or 0101b (16 bits/pixel). In either case, one pixel is transferred on the lower two bytes of the internal pixel bus each VCLK cycle. This data is sent directly to the DACs via the LUT bypass.

8.2.4 24 Bits/Pixel - Mode 13

This mode is selected by setting bits [7:4] of CR67 to 1101b. One pixel is transferred to the DACs each VCLK cycle via the LUT bypass.

8.3 RAMDAC REGISTER ACCESS

The standard VGA RAMDAC register set (3C6H -3C9H) is used to access the internal RAMDAC registers.

8.4 RAMDAC SNOOPING

For PCI bus configurations, setting bit 5 Command configuration space registed 04H) to 1 causes ViRGE to snoop for RA writes. This means that ViRGE will write the da to its local RAMDAC but will not plaim the c by asserting DEVSEL. This allows the SA controller to also generate a write cycle to a RAMDAC. ViRGE always provides RAMDAC reads.

If bit 5 of the PCI Command register is cleared to 0, ViRGE claims all RAMOAC rend and write cycles.

Bits 2-0 of CR34 allow handling of PCI master aborts and refries to be adividually enabled or disabled during RAMDAQ cycles.

If power-on strapping bit 12 (CR37, bit 4) is pulled low at reset for a NL-Bus configuration, LOCA and SRDY are not generated by ViRGE for RAMDAC write accesses. ViRGE generates write cycles to the local RAMDAC and the ISA controller also generates cycles to an off-board RAMDAC (mirroring). RAMDAC reads are always from the local RAMDAC.

If bit 7 of CR37 is set to 1, ViRGE claims all RAMDAC read and write cycles (LOCA and SRDY are generated).


8.5 SENSE GENERATION

The internal RAMDAC contains analog Volt comparators. These drive the internal SENSE signal active low whenever the patput of any of the AR, AG or AB pigs exceeds 330 mV ± 20%. The state of this internal signal can be read via bit 4 of 3C2H. This information can be used to detect the existence and those of monitor (color/mono) convected to the system.

POWER CONTROL 8.6

ViRGE rovides a PDOWN input pin. When a look Osional is driven to this pin, the RGB analog turned off.







Section 9: Clock Synthesis and Control

ViRGE contains two phase-locked loop (PLL) frequency synthesizers. These generate the DCLK (video clock) and MCLK (memory clock) signals for the graphics controller block. The DCLK signal is converted to the VCLK signal by the graphics controller block. This signal latches pixel data to the RAMDAC.

9.1 CLOCK SYNTHESIS

Each PLL scales a single reference frequency input on the XIN pin. By placing a parallel-resonant crystal between the XOUT output pin and the XIN pin, the reference frequency is generated by an internal oscillator. Alternately, a Chooscompatible clock input can be connected to XIN to provide the reference frequency.

The frequency synthesized by each RN is determined by the following equation:

$$f_{OUT} = \frac{(M+2)}{(N+2)\times 2^R} \times f_{REF}$$

where R = 0, 1, 2 or 3

Programmed PLI Mand PLL Nyalues should be consistent with the following constraints:

2. min N ≥ 1

Note that values used for the parameters are the integer equivalents of the programmed value. In particular, the R value is the code, not the actual frequency divisor.

On power-up, the CLK frequency is 44.606 MHz. This can be reprogrammed in exactly the same manner as explained above for the CLK0 frequencies.

The Pt. M value can be programmed with any integer value from 1 to 127. The binary equivalent of this value is programmed in bits 6-0 of SR11 for the MCLK end in bits 6-0 of SR13 for the DCLK. The PLL eedback loop frequency from the voltage controller oscillator stage is scaled by dividing that frequency by (M+2).

The PLLN value can be programmed with any integer value from 1 to 31. The binary equivalent of the value is programmed in bits 15-11 of SR10 for the MCLK and in bits 15-11 of SR12 for the SCLK. The reference frequency is divided by (N+2) before being fed to the phase detector stage of the PLL.


The PLL R value is a 2-bit range value that can be programmed with any integer value from 0 to 3. The R value is programmed in bits 6-5 of SR 10 for MCLK and bits 6-5 of SR12 for DCLK. This value codes the selection of a frequency divider for the PLL output. This is shown Table 9-1.

Table 9-1. PLL R Parameter Decoding

R-Range Code	Frequency Divider
00	1
01	2
10	4
11	8

The entire PLL block diagram is shown in Figure 9-1.





The following sequence may be followed to arrive at M and N values for any mode.

1. Calculate an R which does not violate the following constrains:

$$135 MHz < 2^R \times f_{OUT} \le 270 MHz$$

2. Start with N1 = 1 and calculate:

$$M = \left[\frac{f_{OUT} \times (N+2) \times 2^R}{f_{REF}}\right] - 2$$

3. Determine if the following constraint is met:

0.995
$$f_{OUT} < \frac{(M+2) f_{REF}}{(N1+2) 2^{N2}} < 1.005 f_{OUT}$$

4. If the constraint in step 3 is met, the M and N values used will generate the degree frequency (within the specified tolerance). If the constrain is not met, repeat steps 2 and 3 with N increased by 1 each time until the constraint in step 6 is met. Note that multiple combinations of M and N are possible for a given output frequency.

9.2 CLOCK REPROGRAMMING

ViRGE powers up with a DCLK frequency of 25.125 MHz (standard (GA) and an MCLK frequency of 45 MHz. The DCLK frequency can be changed to 28.322 MHz by setting bits 3-2 of 3C2H to 01b and can be changed back to 25.125 MHz by setting bits 3-2 of 3C2H to 00b. The loading of the DCLK frequency values requires that bit 1 of SR15 be set to 1.

All other DCLK frequencies must be generated by re-programming SR12 and SR13. The new PLL parameter values can be loaded in one of two

ways. If bit 5 of Sp 15 is cleared to 0, the new DCLK frequency is loaded by setting bit 1 of SR15 to 1 and then setting bit 3-2 of 3C 2/1 to 11 (if they are not already programmed to this value). Bit 1 of SR15 should be left at a value of 1. Actual loading will be released for a show but variable period of time.

The alternate approach to loading the new DCLK frequency is to program bits 3-2 of 3C2 to 11 (if they are not surrady programmed to this value). Next, program SR12 and SR13 and then toggle bits of SR15 by programming it to a 1 and then a 0. This immediately loads the DCLK and MCLK frequences (no variable delay). For example, pseudocode to change DCLK to the frequency specified by PLL parameter values of 34H and 56V is:

Either loading approach should work. The second (immediate loading) approach helps with system testing since the timing of the load is predictable. The first approach (via bit 1 of SR15) has the advantage of separating the loading of DCLK from that of MCLK.



After power-up, all MCLK frequency changes must be made by re-programming SR10 and SR11. If bit 5 of SR15 is cleared to 0, the new frequency does not take effect until a 1 has been written to bit 0 of SR15. This bit must then be cleared to 0 to prevent repeated loading. Actual loading will be delayed for a short but variable period of time.

As explained above for DCLK, toggling bit 5 of SR15 (0,1,0) immediately loads both the DCLK values in SR12 and SR13 and the MCLK values in SR10 and SR11.


9.3 DCLK CONTROL

DCLK is generated by the internal clock synthesizer. VCLK is the signal used to clock pixel data into the internal RAMDAC. For most modes of operation, VCLK is generated directly from VCLK and has the same frequency and phase (neglecting internal gate delays). Bit 0 of CR67 provides the option to invert DCLK before it becomes VCLK.

In mode 8, the internal RAMDAC requires two clocks. The normal internal DCLK frequency is divided by two via bit 4 of SR15 to provide the standard VCLK input. Undivided DCLK provides the other input. This clock can be inverted via bit 6 of SR15.

The internal RAMDAC can also have pixe data clocked in by an externally provided feature connector clock. For the VESA Advanced Feature Connector (VAFC), this clock is VCLKI, which is selected via bit 1 of SRB. For a pass-through connector, this clock is input on the VCLK pin and is enabled by asserting the EVCLK signal and by clearing bit 3 of CR33 to 0.

Certain 4 bits/pixel modes require that DCLK be halved. This is the case for bit of AR10 set to 1 and bit 4 of CR34 cleated to 0 and is enabled by setting bit 4 or GR 15 to 1 and clearing bit 3 of CR33 to 0.









Section 10: Streams Processor

The S3 Streams Processor processes data from the graphics frame buffer, composes it and outputs the result to the internal DACs for generation of the analog RGB outputs to the monitor. The general data flow is shown in Figure 10-1. Note that the DAC shown in this figure is inside ViRGE.

10.1 INPUT STREAMS

The processor can compose data from up to 3 independent streams as shown in Figure 10-1:

1. Primary Stream - RGB graphics data

- Secondary Stream ROB of YUV/YCbCr (video) and from another region within the frame buffer
- 3. Hardware Culsor 64x64x2 cursor, either Microsoft & X-11 definition

Regardless of the input formats, the Streams Processor reales a composite RGB-24 (8.8.8) output to the DACs. This means that, for example, RGB-8 pseudo-color graphics data can be overlaid with true-color-equivalent (24 bits/pixel) yide data the result is improved video quality and/or reduced memory bandwidth requirements as compared with systems that require both graphics and video to be stored in the same frame buffer format. In certain modes, the




Figure 10-1. Streams Processor



Streams Processor also saves memory bandwidth by eliminating the need to save and restore the overlay background since the background (primary stream) is never overwritten in the frame buffer.

Streams Processor support is not available for clock-doubled 8 bits/pixel modes, interlaced graphics modes and standard VGA modes except for modes D, E, 10, 12 and 13.

Bits 3-2 of CR67 specify the Streams Processor mode of operation. If they are cleared to 00b, Streams Processor operation is disabled. They are programmed to 01b when the primary stream is VGA mode D, E, 10, 12 or 13 (the only supported modes). A secondary stream can be overlaid on the primary stream. CR67_3-2 are set to 11b to support an Enhanced mode primary stream and a secondary stream.

10.1.1 Primary Stream Input

The primary stream is generated by reading the RGB pixel data written to the frame buffer by the graphics controller. The format for this data can be any of the following as selected via bits 600 of MM8180.

- RGB-8 (Although not shown in Figure the frame buffer data is first passed through the internal RAMDACs color lookup table (CLUT), where it is paled tized before being passed to the Streams Processor.
- KRGB-16 (1.5.5.5) The K bit is the color key.
- RGB-16 (5.6.5)
- XRGB-32 (X.8.8.8) X is the ignored upper byte.

10.1.2 Secondary Stream Input

The secondary stream is generated by reading pixel data from a separate section of the frame buffer than that used to generate the primary screen. This might be RGB data written by the graphics controller, such as a sprite used by game programmers for moving objects. It could also be RGB, YUV or YCbCr data written to the

frame buffer by some video source (CPU, decoder, digitizer). The format for this data can be any of the following as selected via bits 26-24 of MM8190.

- YCbCr-16 (4.2.2), 16 240 input range/
- YUV-16 (4.2.2), 0 -255 input range
- KRGB-16 (1.5.5.5) The K bit is the color key.
- YUV (2.1.1)
- RGB-16 (5.6/5)
- XRGB-32 (X.8.8.8) X is the ignored upper byte.

The data can be passed through unscaled or scaled up horizontally and vertically by an arbitrary amount. Cobr/YUV data is color space converted and all data is converted to RBG-24 (8.9.8) Johnson

10.1/3 Marcurare Cursor Generation

Hardware cursor generation is explained in Section 15. The cursor is overlaid on the Streams Processor image.

10/1.4 Frame Buffer Organization/ Double Buffering

For each stream to be used, the starting location (offset) in the frame buffer and the stride (byte offset between vertically adjacent pixels on the screen) must be specified. Both the primary and the secondary streams can be double buffered as depicted in Figure 10-1. This means that duplicate frame buffer storage can be provided for both the primary and secondary image (or for either one of them). With double buffering, the programmer can rapidly switch from one primary or secondary image to the other. In addition, having two images allows more time for updating one image while the other is being displayed. Defining the frame buffer organization and implementing double buffering are done via the register fields described in Table 10-1. LPB stands for Local Peripheral Bus.

The secondary stream can be generated from data written to the frame buffer via the LPB when



Table 10-1. Register Fields Used For Specifying Frame Buffer Organization and Double Buffering

Register Field	Description
MM81C0_21-0	Primary Display Buffer Address 0. This is the starting address (offset) in the frame buffer for 1 primary graphics image.
MM81C4_21-0	Primary Display Buffer Address 1. This is the starting address (offset in the frame buffer for a second primary graphics image.
MM81C8_11-0	Primary Stream Stride. This is the byte offset in the frame buffer from a pixel in a given primary image display line to the pixel directly below it on the next display line. The stride must be the same for both primary buffers.
MM81CC_0	Primary Stream Buffer Select 0 = Primary frame buffer starting address 0 (MM82C0.21-0) used for primary stream 1 = Primary frame buffer starting address 1 (M4182C1.21.0) used for primary stream
MM81CC_2-1	Secondary Stream Buffer Select 00 = Secondary frame buffer starting address 0 MM81D0_21-0) used for the secondary stream 01 = Secondary frame buffer starting address 0 (MM81D0_21-0) used for the secondary stream 10 = Secondary frame buffer starting address 0 (MM81D0_21-0) used for the secondary stream and LPB frame-buffer starting address 0 (MMFF0C_21-0) used for the LPB input stream QR secondary frame buffer starting address 1 (MM81D4_21-0) used for the secondary stream and LPB frame buffer starting address 1 (MMFF10_21-0) used for the LPB input stream. Which alternative applies is letermined by LPB starting address register selected by bit 4 of this register. 11 = Secondary frame buffer starting address 0 (MM81D0_21-0) used for the secondary stream and LPB frame buffer starting address 1 (MMFF0C_21-0) used for the LPB input stream OR secondary frame buffer starting address 1 (MM81D3_210) used for the secondary stream and LPB frame buffer starting address 0 (MM81D3_210) used for the LPB input stream. Which alternative applies is determined by the LPB starting address register selected by bit 4 of this register.
MM81CC_4	LPB Input Buffer Select 0 = LPB flame buffer starting address 0 (MMFF0C_21-0) used for LPB input 1 = LPB frame buffer starting address 1 (MMFF10_21-0) used for LPB input
MM81CC_5	LPB input Buter Select Loading 0 = The value programmed in bit 4 of this register takes effect immediately 1 The value programmed in bit 4 of this register takes effect at the end of the next frame (completion of writing all the data for a frame into the frame
MM81CC_6	LPB laput Buffer Select Toggle 0 End of frame (completion of writing all the data fro a from into the frame buffer) has no effect on the setting of bit 4 of this register 1 End of frame causes the setting of bit 4 of this register to toggle



Table 10-1. Register Fields Used For Specifying Frame Buffer Organization and Double Buffering (continued)

Register Field	Description
MM81CC_7	Dropped Frame Writing 0 = The dropped frames specified in bits 10-8 of this register are written to the frame buffer 1 = The dropped frames specified in bits 10-8 of this register are not written to the frame buffer
MM81CC_10-8	Frame Dropping Value = 1 less than the number of frames to drop between captured frames Bit 7 of this register determines whether or not the drapped frances are written to the frame buffer.
MM81D0_21-0	Secondary Display Buffer Address 0. This is the starting address (offset) in the frame buffer for 1 secondary graphics or video image.
MM81D4_21-0	Secondary Display Buffer Address 0. This is the starting address (offset) in the frame buffer for a second secondary graphics or video image.
MM81D8_11-0	Secondary Stream Stride. This is the byte offset in the frame buffer from a pixel in a given secondary image display the to the pixel directly below it on the next display line. The stride plust be the same for both secondary buffers.
MMFF0C_21-0	LPB Frame Buffer Address 0. This is the starting address (offset) in the frame buffer for one image buffer into which is written data from the LPB. The secondary stream can be generated from this buffer.
MMFF10_21-0	LPB Frame Buffer Address 1. This is the starting address (offset) in the frame buffer for a second image buffer into which is written data from the LPB. The secondary stream carboe generates from this buffer.
MM81CC_6	LPB Input Buffer Scient Toggle 0 = End of frame completen of writing all the data fro a from into the frame buffer) has no effect on the setting of bit 4 of this register 1 = End of frame causes the setting of bit 4 of this register to toggle

LPB mode is enabled. In this case, the Secondary Display Buffer Address 0 and the LPB frame Buffer Address 0 will normally be the same, as will the Address 1's for both the secondary stream and the LPB input if double buffering is used. The various LPB control bits described in Table 10-1 allow complete hardware control of the capture and display of video data using either single or double puffering.

10.2 INPUT PROPESSING

Different processing options are available for the primary and secondary input streams. These are explained next.

10.2.1 Primary Stream Processing

The primary stream input RGB format is converted (if required) to RGB-24 (8.8.8) format. Each color byte is padded as required with low order zeros. After this conversion, the data can be passed through unscaled or scaled up horizontally and vertically by a factor of 2 via bits 30-28 of MM8180. For MM8180_30-28 = 001, horizontal scaling is done via replication. If these bits are programmed to 010, horizontal scaling is done using interpolation. Vertical scaling is automatic and uses line replication. The 2x scaling allows a 320x240 image (as used by many games) to be displayed at a full-screen 640x480 resolution.



10.2.2 Secondary Stream Processing

The secondary stream input format is converted (if required) to RGB-24 (8.8.8) format. For YUV/YCbCr inputs, the required color space conversion is automatically performed. Before conversion, the data can be passed through unscaled or scaled up horizontally and/or vertically by arbitrary factors. Horizontal scaling uses filtering for interpolation. Vertical scaling uses line replication. The register fields involved in scaling up the secondary stream are described in Table 10-2. Figure 10-2 graphically describes the various fields.

For example, assume a 10x10 window that is to be scaled up horizontally by a factor of 2.5. The filter characteristics are set for bi-linear (2x to 4x stretch). The starting line width is 10 pixels and the ending line width is 25 pixels. The DDA horizontal accumulator initial value is 2 (10-1) - (25-1) = -6. The K1 horizontal factor is 10-1 = 9. The K2 horizontal factor is 10-25 = -15. Programming these parameters with these values results in a 2.5x horizontal stretch for the secondary stream window.

10.3 COMPOSITION/OUTPUT

A variety of output types can be composed from the streams described above. The compose modes are:

- 1. MM81A0_26-24 = 000b Secondary stream overlaid on the primary stream in an opaque rectangular window. This is the default mode and can be used for example, for a video window overlaying the graphics screen. Note that this mode will not work for the case when the user needs to pull lowing a graphics window over the wideo since the graphics window is defined as being under the video window. Color keying (number 5 in this list) must be used for this purpose.
- 2. Mix1A2 26-24 = 001b Primary stream overlaid on the secondary stream in an apaqui rectangular window. This could be used for example, to provide graphics captors for a video window. The video is not visible behind the rectangular graphics window.




Figure 10-2. Screen Definition Parameters



Table 10-2. Register Fields Used For Scaling Up the Secondary Stream

Register Field	Description
MM8190_30-28	Filter Characteristics 000 = Secondary stream (pass-through) 001 = Secondary stream, linear, 0-2-4-2-0, for X stretch 010 = Secondary stream, bi-linear, for 2X to 4X stretch 011 = Secondary stream, linear, 1-2-2-2-1, for 4X stretch This selection applies only to horizontal scaling.
MM8190_11-0	DDA Horizontal Accumulator Initial Value. Value = 2 (\$00-1) - (\$\text{W1(1)}\$, where \$\text{W0 is the line width in pixels before scaling and \$\text{W1 is the line width after scaling. This is a signed value.}
MM8198_10-0,	K1 Horizontal Factor. Value = W0-1, where W0 is the line width in pixels before scaling. This is a signed value.
MM8198_26-16	K2 Horizontal Factor. Value = W0-W1, where W0 is the line width in pixels before scaling and W1 is the line width after scaling. This is a signed value.
MM81E0_10-0,	K1 Vertical Factor. Value = [height (in these) of the initial output window (before scaling)] -1. The initial output window neight is the vertical resolution of the data written to the frame buffer and s shown as H0 in Figure 10-2.
MM81E4_10-0,	K2 Vertical Factor. Value = 2's compensor of the initial output window (before scaling)] [height (in lines) of the final output window (after scaling)] The initial output window neight is the vertical resolution of the data written to the frame buffer and is shown as Hoin/Figure 10-2. The final value is the same height value that is programmed in MM81FC_10-0 and is shown as H1 in Figure 10-2. This value is then the 2's complement of (H1 - H0).
MM81E8_11-0,	DDA Vertical Accumulator initial Value. Value = 2's complement of [height (in lines) of the output vindow after scaling] -1. This is the same height value that is programmed in M181FC_10-9 and is shown as H1 in Figure 10-2.

- MM81A0_26-24 = 010b Secondary stream blended with the primary stream on a pixel by pixel basis within the secondary stream window. This is used to provide a dissolve between two scenes.
- MM81A0_26-24 = 0 to b Secondary stream blended with the primery stream on a pixel by pixel sacis within the secondary stream window. This is used to provide a fade between two scenes.
- 5. MM81A0_26-24—10/lb Secondary stream overlaid on the primary stream in an irregular window. This requires a color key. This would be used, for example, for game sprites. Only the graphics area behind the sprite shape would be covered up.
- 6. MM81A0_26-24 = 110b Primary stream overlaid on the secondary stream in an irregular window. This requires a color/chroma key. This case allows, for example, graphics text to overlay video with the video appearing around and even inside of the text characters.

10.3.1 Opaque Rectangular Overlaying

These modes are items 1 and 2 in the compose modes list. When one of these modes is used, the programmer can invoke a feature called opaque overlay control. This is enabled by setting MM81DC_31 to 1. If MM81A0_26-24 = 000b (secondary stream on top), then MM81DC_30 must



be cleared to 0 to also specify secondary stream on top. Similarly, If MM81A0_26-24 = 001b (primary stream on top), then MM81DC_30 must be set to 1 to also specify primary stream on top. The next step is to define when to stop fetching pixels for a line from memory and when to restart fetching them. The goal is to not fetch those pixels in the background window that are covered up by the opaque rectangular overlay window, thus saving memory bandwidth.

The first pixel that does not need to be fetched is at horizontal position X1 shown in Figure 10-2. This is programmed in MM8158_26-16. The starting pixel position for the background (X0) is programmed in MM81F0_26-16. The difference (X1.-X0) must be converted into quadwords and then programmed in MM81DC_12-3. The value is (X1 - X0) x bytes per pixel/4. If the result is a fraction, it is rounded up to the next highest integer to ensure that the first pixel not fetched in inside the opaque overlay window. Note that if the secondary stream is in the background, then the value is (X0 - X1) x bytes per pixel/4, again rounded up.

Pixel fetching must start again before or at the last pixel position of the opaque overlay window. Using the terms in Figure 10-2, this position (X-X0) + W1, with W1 programmed in MM81FC 26-16 (secondary stream is on top). Converting a quadwords, the value is [(X1 - X0) + W1 x oytes per pixel/4. If the result is a fraction, the result is truncated to the next lowest integer minus 1) and programmed in MM81DC 28-19. Note that if the secondary stream is in the background then (X0 - X1) is used and W1 is the value in MM81F4_26-16 (primary stream is on tep).

Opaque overlay control dannat be used with keying or blending and should never be enabled when one of these moves is being used.

10.3.2 Blending

These modes are items 3 and 4 in the compose modes list. The blender accepts the primary and secondary pixel streams and blends them with an arithmetic weighting. The result is then overlaid with the cursor stream. Both blender inputs are RGB 8.8.8 from the outputs of the primary stream interpolator and secondary stream color

space converter. Note that blending makes sense only when both streams are defined. In addition, when blending is selected, the concept of background/foreground or top and bottom window has no meaning.

Two types of blending are provided: dissolve and fade.

When dissolve is chosen, the output pixels are generated using the fallowing equation:

[Pp x Kp + Ps x (8/ Kp)]/8

Pp and Ps are the Dimay and secondary stream pixel colors respectively, both RGB 8.8.8. Kp is the primary stream weighting factor. It is a 3-bit value programmed in WIM81A0_12-10. This weight value is applied to each of the three color values for the pixel. If kp = 0, only the secondary hisplayed. As Kp is increased, more of stream is the pixel rolo from the primary stream is plended into output. At the maximum (Kp = 7 or (1b), 7/8ths of the color will be due to the primay stream and 1/8th will be due to the seconstream. Therefore, by starting with the primary fream only, then overlaying the seconday stream with Kp values decreasing from 7 to he overlay window can be dissolved gradually from primary stream to secondary stream. Note that when the Kp value is reprogrammed, its new value does not take effect until the next VSYNC, so it can be reprogrammed during frame display without disruptive effects.

When fade is chosen, the output pixels are generated using the following equation:

 $[Pp \times Kp + Ps \times Ks]/8$, where Kp + Ks must be ≤ 8 .

Ks is the secondary stream weighting factor. It is a 3-bit value programmed in MM81A0_4-2. This weight value is applied to each of the three color values for the pixel. Note that when fading is selected, the default values for Kp and Ks (both 0) result in a color value of 0. As with Kp, when the Ks value is reprogrammed, its new value does not take effect until the next VSYNC.



10.3.3 Color/Chroma Keying

These modes are items 5 and 6 in the compose modes list. Keying is a way of selecting on a pixel by pixel basis which stream will be displayed. Color keying is used when the stream source is in RGB format (graphics). This is always the case for the primary stream. Chroma keying is used when the stream source is YUV or YCbCr (video). The secondary stream source can be either graphics or video, so either color or chroma keying might be used. If 81A0_26-24 (compose mode) = 101b and MM8184 28 = 1, the color key is compared with the primary stream pixel. If there is a match, the corresponding secondary stream pixel is displayed. If 81A0_26-24 = 110b and MM8184_28 = 1, the color or chroma key is compared with the secondary stream pixel. If there is a match, the corresponding primary stream pixel is displayed.

If the input format is KRGB-16 (1.5.5.5), selected when MM8180_26-24 or MM8190_26_24 = 011b, the most significant bit of each pixel value is used as a color key as long as MM8184_28 is cleared to 0. When the most significant pixel bit is a 0, the other stream pixel is displayed.

For other RGB input types (as specified by MM8180_26-24), a color key must be defined. This is done by programming MM8184_23-9 with a specific RGB 8.8.8 color value MM8184_28 must be set to 1 to enable use of this value. The number of bits to compare for each color is specified in MM8184_26-24 if there is a color match with the keyed stream pixel, the corresponding other stream pixel is displayed.

If the secondary stream input format is YUV or YCbCr, the chroma key is specified as a range of color values. The lower bound value is defined in MM8184_23-16. The lower bound value is defined in MM8/94/23-0. At the secondary stream pixel color value falls within this range (inclusive of the lower and upper bounds), the Streams Processor displays the corresponding pixel from the primary stream. If the secondary stream pixel color is outside this range, the secondary stream pixel is displayed.

10.3.4 Window Location

The starting X,Y coordinates and window size for the primary stream are specified in MM81F0 and MM81F4 respectively. The starting X,Y coordinates and window size for the secondary stream are specified in MM81F8 and MM81FC respectively.

10.4 STREAMS AFO CONTAC

The streams FIFO can be reconfigured to optimize performance for various operating modes. The FIFO is 21.8-byte slots deep. By programming MM8 FEC 4-0, the FIFO can be reconfigured to assign all 24 slots to either the primary or secondary stream. Allocations of 16-8 and 12-12 slots by tween the two streams are also possible. As an example, if only a primary stream is being displayed optimal performance is generated by assigning all 24 FIFO slots to the primary stream.

No matter what the allocation, FIFO thresholds must be specified for the primary and secondary streams. This is done via MM81EC_16-12 for the primary stream and MM81EC_10-6 for the secondary stream. When the FIFO empties to the threshold level, an internal signal is generated requesting the memory controller to begin refilling the FIFO. The programmed threshold levels must never exceed the corresponding FIFO depths. The optimal settings for the threshold levels will be system and operating mode dependent and will have to be determined by trial and error.



Section 11: Local Peripheral Bus

When PD24 is strapped low at reset, ViRGE is placed in its Local Peripheral Bus (LPB) mode. The LPB mode pinout described in Section 3 takes effect when bit 0 of MMFF00 is set to 1. LPB clocking with LCLK must also be enabled by setting bit 24 of MMFF00 to 1. The LPB function provides the following:

- S3 Scenic Highway interface to the Scenic/MX2 MPEG Audio/Video Decoder (glueless, bi-directional)
- Scenic Highway interface to the C-Cuber CL-480 Audio/Video Decoder (glueless video input and compressed data output
- Scenic Highway interface to the Philips video digitizers (glue logic is required to convert 16-bit output to 8-bit VIRGE input for VL-Bus configurations. However, the Scenic/MX2 has a glue SAA7100

interface which can be used to provide the 16 to 6-bit conversion). A 16-bit data interface is available on ViRGE for PCI configurations.

- host Vido Data Pass-through. This alows decimation of 32-bit CPU data being written to the frame buffer.)
 - IPB reature Connector (glueless 8-bit bidipectional or 16-bit VAFC)
 - 4-bit General Input Port and 4-bit General Sutput Port

The LPB mode also provides the support required for DDC2 monitor communications. This, the feature connector interfaces and the General Input/Output Port are described in Section 12.

The internal block diagram for the LPB is shown in Figure 11-1.




Figure 11-1. LPB Internal Block Diagram



11.1 Scenic/MX2 INTERFACE

The hardware interface to the Scenic/MX2 is shown in Figure 11-2.

The Scenic/MX2 interface is selected by setting MMFF00_3-1 to 000b. This interface is fully bi-directional. Scenic/MX2 registers can be accessed, compressed data sent and decompressed video data received.

11.1.1 Scenic/MX2 Register/Memory Access

To read/write a Scenic/MX2 register or private memory location (other than to transfer compressed data), the LPB Direct Read/Write Address register (MMFF14) is written. The new register/memory data is then written to MMFF18. For a write access, this write triggers the sequence shown in Figure 11-3 if the Scenic/MX2 is ready to receive the data (CREQ/CRDY remains high). One cycle after ViRGE asserts its VREQ/VRDY signal, it sends the address in three byte writes. The first byte is composed of bits 23-16 of MMFF14. The three upper bits are 000b to define this as a write. Bit 4 is 1 for a register access and

0 for a memory access. Bits 3-0 are bits 19-16 of the address. The second byte is bits 15-8 of MMFF14 and the third byte is bits 7-0. The data immediately follows in four byte writes. Data is written in the opposite byte order to that for the address, i.e., least significant byte (bits 7-0) first and most significant byte (bits 31-24) last VIROE then deasserts VREQ/VRDY. The Nost repeats the above sequence for another write if required.

If the Scenic/MX2 is not ready to receive data, it drives its CREQ/CRDY signal you during the A0-0 byte (LSB) of the address phase ViRGE then delays sending the data until the Scenic/MX2 raises CREQ/CRDY. This is depicted in Figure 11-4.

Figure 1.5 shows a Scenic/MX2 register/memory read when the Scenic/MX2 is ready to provide day. This is indicated by the Scenic/MX2 holding the CAEQ/CADY high throughout the cycle. The three upper bits of the first address byte are 100 to de age a read.

If the Social/XX2 is not ready to provide data, it drives its CREO/CRDY signal low during the address phase. ViRGE then waits until the Sce-




Figure 11-2. ViRGE to Scenic/MX2 Hardware Interface






Figure 11-6. Scenic/MX2 Read (Scenic/MX2 Not Ready)



nic/MX2 raises CREQ/CRDY and provides register data. This is depicted in Figure 11-6.

To prevent data starvation and deal with request contention, the following protocol is followed.

- No transaction can be initiated if the bus is active
- There is one dead cycle on the bus following all transactions
- One device may not initiate a transaction until the second cycle following the completion of a transaction initiated by the other device
- Neither device may initiate a transaction until the third cycle following the completion of a transaction initiated by itself
- If <u>CREQ</u>/CRDY and <u>VREQ</u>/VRDY are both driven low on the same cycle (request contention), <u>CREQ</u>/CRDY (the Scenic/MX2) wins.

11.1.2 Scenic/MX2 Compressed Data Transfer

ViRGE has an output FIFO for handling the transfer of compressed video data from the Hest to the Scenic/MX2 (see Figure 11-1). The Host myst first check the number of empty slots (MMFF04_3-1), then send no more than this many coublewords (32 bits) of compressed data to the FIFO. An eight doubleword address range (FF40H - FF5CN) is

provided for this FIFO. Writes to any of these addresses are directed to the FIFO.

MMFF00_17-16 are programmed to specify the number of doublewords of data to burst to the Scenic/MX2. A write to the output kIFO then initiates a compressed data write to the Scenic/MX2. This is depicted in Figure 11-7 for a burst count of 2 (MMFF00_\7-16 = 81b) for the case where the Scenic/MX2 is wady to receive the data. The address and first doubleword are transferred exactly a for a register/memory write. Following doublewords in the burst are each separated by one dead cycle. The address has no meaning except for the upper three bits, which are forced to 100 by hardware to specify a compressed data thanser. Note that burst writes that end because the FIFO is empty (as opposed to the maximum burst count being reached hold VREQ/VRDY low for one more cycle than is shown in Figure 11-7.

The Seenic/IVX2 cannot accept a burst larger than eight doublewords. If MMFF00_17-16 are programmed to 11b (burst all) and eight doublewords are loaded into the FIFO, software must ensure that the FIFO is empty before loading more data into the FIFO.

A compressed data transfer when the Scenic/MX2 is not ready to receive data is almost the same as a register write for the same circumstances (see Figure 11-4). The only difference is that after the Scenic/MX2 returns its CRDY signal.




Figure 11-7. Compressed Data Xfer (Scenic/MX2 Ready)






Figure 11-9. Scenic/MX2 VSYNC and HSYNC Protocols



signal low such as to initiate a register access or to indicate an LPB video FIFO full state. The Scenic/MX2 responds by sending a VSYNC (CREQ/CRDY low for one cycle) followed by an HSYNC (CREQ/CRDY low for two cycles). This is shown in Figure 11-9. As indicated in the figure, the time between VSYNC and HSYNC is variable. The HSYNC sequence occurs after each line, but may not occur before the first line, depending on how the Scenic/MX2 is programmed.

After the VSYNC/HSYNC sequence, the Scenic/MX2 can pull CREO/CRDY low at any time and begin sending data three clocks later. This is

shown in Figure 11-10. ViRGE assumes data has begun any time CREQ/CRDY is held low for more than two cycles. When the Scenic/MX2 is sending the last byte, it drives CREQ/CRDY high. The Scenic/MX2 must always send data in 4-byte packets. If it has fewer to send for the last packet, it must pad the transmission with dummy writes to create a 4-byte packet.

Figure 11-10 shows what happens when ViRGE is ready to receive all the data. If VIRGE cannot accept more data, such as when its LPB video FIFO is full, it drives its VIECVIRDY signal low during the first byte phase of a Apyte packet. All




Figure 11-11. Scenic/MX2 Video Input (ViRGE Not Ready)



bytes starting with this one are rejected by ViRGE and must be resent by the Scenic/MX2 after ViRGE drives its VREQ/VRDY signal high again. This is depicted in Figure 11-11, where the Dn0 byte, which is the first byte of the nth 4-byte packet, is rejected. When ViRGE can accept more data, it drives VREQ/VRDY high. The Scenic/MX2 drives CREQ/CRDY high (two cycles later) and then drives it low when it is ready to resend the data. The resend of Dn0 and subsequent bytes starts two cycles later.

When ViRGE receives an HSYNC from the Scenic/MX2, it adds the line offset (MMFF34_10-0) to the previous line starting address and starts writing the next data at that location. In this way, for example, it can transfer 640-byte lines into a frame buffer configured for 1024-byte lines. If HSYNCs are not sent, memory will be written in a contiguous manner.

The functional timing for converting the SAA7110 16-bit video output to the 8-bit input required by the LPB in a VL-Bus configuration is shown in Figure 11-13.

In Video 16 mode (MMFF00_3-1 = 001b), which is available only for PCI configurations, no data conversion is required.

As an alternative, the Scenc/MX2 provides a glueless interface to the SAAV110 in this case, the Scenic/MX2 handles the 15-bit to 8-bit conversion and also provides the 15-bit to 8-bit to 8-bit conversion and also provides the 15-bit to 8-bit t

11.2/10²C Register Interface

AA/110 resisters are programmed via a serial C toperface this interface is described in Sec-

11.2 DIGITIZER INTERFACE

The hardware interface to the Philips digitizer in Video 8 In mode (MMFF00_3-1 = 010b) is shown in Figure 11-12. This section describes the interface to the Philips SAA7110 digitizer.




Figure 11-12. ViRGE to SAA7110 Digitizer Interface






Figure 11-13. 16- to 8-bit Video Pata Conversion

11.2.2 SAA7110 Video Input

The following setup is done for SAA7110 video input:

 ViRGE is placed in Video 8 In mode (MMFF00_3-1 = 010) or Video 16 mode (MMFF00_3-1 = 001b) for PCI configurations

 Byte swapping is disabled by fetting MMFF00 6 to 1. The correct vertical and horizontal sync polarities are specified (MMFF00_9, 10).

Ore of wo frame buffer starting adcresses are defined (MMFF0C,

MMF 10). One is required. The second is required for double buffering.

The horizontal and vertical decimation registers are programmed (MMFF2C, MMFF30). This is optional.

The video input window size (height in lines and width in pixjels) is programmed in MMFF24.




Figure 11-14. Video 8 In or 16 Mode Input



- The video data horizontal and vertical offsets are programmed in MMFF28.
- The line offset (stride) is programmed (MMFF34_10-0).

The SAA7110 then sends video data as shown in Figure 11-14. In this figure, both VSYNC (VS) and HSYNC (HS) have active high polarity. The vertical offset (MMFF28_24-16) is 1, meaning the first line is skipped. The horizontal offset HO (MMFF28_11-0) is 1, meaning that the first data starts one clock after the second HS goes low. HS goes high again some time after the last byte of the line, whose position is specified by the line width (LW) programmed in MMFF24_11-0. The widths of the VS and HS pulses shown may vary.

Alternate frames of the video input can be discarded (not written to memory) by setting bit 5 of MMFF00 to 1.

11.3 CL-480 INTERFACE

The CL-480 can be interfaced in two ways. In Video 8 In mode (MMFF00_3-1 = 010b) the interface is similar to the SAA7110 interface except that the CL-480 outputs 8 bits of data and programming of the CL-480 is done via the bos bus not I²C. Therefore, only LD[7:0], HS, VS and LQ K are connected. This is shown by the top set if signals in Figure 11-15. The functional timing is the same as for the SAA7110 and is shown in Figure 11-12.

In Video 8 In/Out mode (MMFF00_3-1 = 011b), compressed data is sent to the CL-480 from ViRGE and video data is returned to ViRGE. This interface is shown in Figure 11-15. Functional timing for the compressed data transfer is given in the CL-480 data book.

The following pseudocode shows how to write the CL-480 program counter register (3AH) with 5A5AH. The CL-480 requires that register writes be done as a sequence of 3 address writes followed by two data writes. The upper byte of the address must have 10b in bits 76 for register writes and the register address (3AH in this case) in bits 5-0. The complete address is then BA0000H, sent as 00H, 08H, BAH.

wr FF14 01H: address byte 0 wr FF48 00H: byte 0 data wr FF14 03H; address byte 1 wr FF18 00H; byte 1 data r FF14 03H; address byte 2 wr FF18 BAN; byte 2 data wr FF14 04H; data byte 0 wr FF18 5AH; byte 0 data wr FF14 05H; data byte 1 wr FF18 5AH; byte 1 data

To read the value programmed above, use the same sequence except read the data bytes instead of writing them.

wr FF14 01H; address byte 0 wr FF18 00H: byte 0 data wr FF14 02H; address byte 1




Figure 11-15. Video 8 In or 16 Mode Input



wr FF18 00H; byte 1 data wr FF14 03H; address byte 2 wr FF18 BAH; byte 2 data wr FF14 04H; data byte 0 ; returns 5 rd FF18 wr FF14 05H; data byte 1 rd FF18 ; returns 2

Note that the last read returns 2 instead of the A originally written. The reason is that the 3AH register is physically 10 bits wide. Therefore, only the lower 2 bits of the upper nibble are actually written. For a value of AH, these are 10b, or 2 decimal. Functional timing for register accesses is given in the CL-480 data book.

11.4 HOST PASS-THROUGH

When pass-through mode is enabled (MMFF00_3-1 = 100b), the CPU can write 32-bit data to the output FIFO and have this data passed directly to the decimation block (bypassing the LPB bus). The data are sent exactly as for compressed video data to an MPEG decoder. The data will then be decimated according to the programming of MMFF2C (horizontal) MMFF30 (vertical) and then passed to the video FIFO to be written to display memory. Tyn is shown in Figure 11-1.

When the Host sends an HSYNC (MMRF06_1) 1) or VSYNC (MMFF00_11), the decimation registers are re-loaded. Therefore, the Nost must ensure that at least 5 clocks pass between the sync and the start of data to allow time for this reloading.

When pass-through is used in VPB mode, bit 24 of MMFF00 provides the option a using SCLK to clock the LPB function

Host pass-through cap be used in Trio64-compatible mode (PD24 strapped high at reset). The LPB must be enabled (bit 0 of MMFF00 set to 1) and clocked by SCLK (bit 2) of MMFF00 set to 1).

Pass-through is not supported if big-endian addressing is being used.

11.5 LPB-ENABLED PIN ASSIGNMENTS

The pin assignments when the various LPB modes are enabled are shown in Table 11-1. Note that some functions are available only in PCI configurations. These have (PCI) next to the pin number.

PRELIMINARY



Table 11-1. LPB-Enabled Pin Assignments

Pin#	Scenic/MX2 MMFF00_3-1 = 000	Video 16 or 8 In MMFF00_3-1 = 001 MMFF00_3-1 = 010	Video 91n/Out MMFF00_3-1 = 011
146	LD0	LD0	LD\(\)
147	LD1	LD1	D1 \
148	LCLK	LCLK	LCLK
154	LD2	LD2	102
155	LD3	LD3	/ Lp3
174	LD4	· LD4	LD4
175	LD5	LD5	1 2 5
176(PCI)	NO FUNCTION	NO FUNCTION	MSEL2
177(PCI)	NO FUNCTION	NO FUNCTION	HSEL1
178(PCI)	NO FUNCTION	NO FUNCTION	HSEL0
179(PCI)	NO FUNCTION	NO FUNCTION	DS
180(PCI)	NO FUNCTION	NO FUNCTION	P /₩
181(PCI)	NO FUNCTION	NOTUNCTION	DTACK
182(PCI)	NO FUNCTION	NO FUNCTION >	CFLEVEL
184	LD6	LD6/	LD6
185 (PCI)	NO FUNCTION	LD8 (ide 8)	HD0
186 (PCI)	NO FUNCTION	LDQ (Modeo 8)	HD1
187 (PCI)	NO FUNCTION	LD10 (Mdeo 8)	HD2
188 (PCI)	NO FUNCTION	LD1 (Video 8)	HD3
189 (PCI)	NO FUNCTION /	D12 (Video 8)	HD4
199 (PCI)	NO FUNCTION	3 (Video 8)	HD5
200 (PCI)	NO FUNCTION	D14 (Video 8)	HD6
201 (PCI)	NO FUNCTION	LD15 (Video 8)	HD7
202	LPZ \ \	LD7	LD7
203	VREOVRDY	HS	NO FUNCTION
204	CREOCREO	VS	NO FUNCTION







Section 12: Miscellaneous Functions

This section explains how ViRGE interfaces to the video BIOS ROM and feature connector. Green PC support, the General I/O Ports, the serial communications port and interrupt generation are also described.

12.1 VIDEO BIOS ROM INTERFACE

The video BIOS ROM contains power-on initialization, mode setup, and video data read/write routines. The video BIOS can be part of the sys tem ROM or it can be implemented separately

12.1.1 Disabling BIOS ROM Acces

If the video BIOS is integrated with the BIOS in a VL-Bus configuration, then power on strapping bit 4 CR36, bit 4) must be pulled low to disable BIO accesses. For his configuration, ROMCS is not required. Bits 1-0 of SR1C can be set to 11, making pin 153 fuction as a second General Output Rort bit instead of as ROMCS. For PCI configurations, bit 0 of the BIOS ROM Base Address register (Index 30H) is cleared to 0 to disable BIOS accesses.

D

BIOS ROM Hardware Interface

Aseparate/implementation of the video BIOS for a PCI configuration is shown in Figure 12-1. The GD[7:0] and GA[15:0] signals are multiplexed on Po pins. Therefore, the BIOS ROM must be shadowed immediately after reset and BIOS access disabled to prevent interference with graphics operation.





Figure 12-1. BIOS ROM PCI Configuration Interface





The implementation for a VL-Bus configuration is shown in Figure 12-2. The ROM is accessed to the ISA bus. This allows a shadowed BIOS to be accessed by a CPU memory real without also generating data directly from the physical ROM. Only 8-bit ROMs are supported.

12.1.3 BIOS ROM Read Functional Timing

Figure 12-3 depicts the PCI configuration functional timing for eaching one byte from the ROM.

ROMEN is asserted to drive the byte of read data at the address of GAI 1501 to the General Data Bus. VIRGE latches the data one clock before deassertion of ROMEN and then drives this data onto the AD bus.

ViRGE also supports 16- and 32-bit ROM reads, as defined by the states of the byte enables. For a 16-bit read, ViRGE automatically increments the lower address once and generates the second byte of read data. For a 32-bit read, ViRGE auto-

matically increments the lower address three times and generates the remaining three bytes of read data. In both cases, TRDY is delayed until all the required data is available on the AD bus. For 16-, 24- or 32- bit accesses, the ROM access time must be 10 SCLKs or less, as opposed to the 14 SCLKs shown in Figure 12.3 for an 8-bit access.

For a VL-Bus configuration, a BIOS ROM read is a standard ISA bus read cycle with ViRGE providing its ROMCS output as the ROM chip and buffer enable (see Figure 12-2). ROMCS is asserted during the time the ROM address is valid and therefore will be active when the chipset asserts the ISA SMEMR signal.

12.1.4 BIOS ROM Address Mapping

ViRGE maps the CPU memory address spaces for the video BIOS ROM into physical ROM addresses. If implemented separately for a VL-Bus system, the video BIOS normally uses the standard address range C0000H-C7FFFH (32 KBytes).






Figure 12-3. BIOS ROM Read Functional Timing - PCI



If power-on strapping bit 10 (CR37, bit 2) is strapped low or if bit 2 of CR37 is cleared to 0 in a VL-Bus system, the video BIOS address range becomes C0000H-CFFFFH (64 KBytes). PCI systems support a relocatable 64-KByte video BIOS address range via the BIOS ROM Base Address configuration register (Index 30H).

12.2 GREEN PC SUPPORT

ViRGE provides support for the VESA Display Power Management Signaling (DPMS) protocol by allowing independent control of the HSYNC and VSYNC signals. To use this capability, the bit pattern xxxx0110b must be written to the SR8 register to unlock access to the SRD register. Bits 5-4 of SRD then control the state of HSYNC and bits 7-6 of SRD control the state of VSYNC.

Driving pin 165 (PDOWN) low turns off the RGB analog outputs of the internal DACs.

12.3 GENERAL INPUT PORT

- Disable all other LPB uses.
- 2. Enable driving of the desired input data onto LD[7:4].
- 3. If the LPB General Output Port function is also in use, ensure that the correct output data is programmed in MMFF C
- 4. Program SR1C_1-0 to (1b.
- Write (anything) to CR5C. The date LD[7:4] are latched 2 DC Ks Mater into MMFF1C_7-4. (This also drives the contents of MMFF1C_3-0 onto LD[3:0] and generates the STWR bulse on pin 190. The input data is latched on the sing edge of STWR. See Figure 12-6)
- 6. Disable driving of input data onto LD[7:4].

ViRGE provides an a bit GIP for VL-Bus configutions. The block diagram for this configuration shown in Figure 12-4. The following steps in plement the GIP function.

- CR55 to 1 to enable the GIP read function.
 - rogram SR1C_1-0 to 01b to enable output GPIOSTR on pin 151.
 - The data is read from an external buffer by read of port 3C8H (the same as the DAC Write Index off-chip register).




Figure 12-4. General Input Port Interface (VL-Bus)






Figure 12-5. General Input Port Timing (W

When GPIOSTR is asserted, the data is immediately placed on SD[7:0]. The functional timing for this operation is shown in Figure 12-5. The entire cycle from assertion of SADS to data being available on SD[7:0] takes approximately 18-20 SCLKs.

12.4 GENERAL OUTPUT PORT

ViRGE provides a 4-bit General Output Por (G for PCI configurations as part of its LPB (unction To implement this:

al other LPB uses.

the desired output in MMFF1C_4-0. R1C_1-0 to 01b to enable output **D**WR/on pin 190.

rite (anything) to CR5C. The data in MPF1C_3-0 are immediately driven onto D[3:0] and the STWR pulse is generated. The rising edge of STWR (2 DCLKs after it s asserted) can be used to latch the data into an external device. The data is held valid for 1/2 DCLK after this edge. See Figure 12-6.




Figure 12-6. General I/O Port Timing (PCI)



ViRGE also provides a 2-bit GOP on dedicated pins for PCI configurations. To implement this:

- 1. Set SR1C_1 to 1.
- Program the desired output in CR5C_1-0.
 This statically drives the state of CR5C_0 onto pin 151 and the state of CR5C_1 onto pin 190. These pin will continue to reflect the register bit states as long as SR1C_1 =1. The values in CR5C_1-0 can be reprogrammed at any time.

ViRGE provides an 8-bit GOP for VL-Bus configurations. The block diagram for this configuration is shown in Figure 12-7. Whatever is programmed to CR5C_7-0 is immediately provided to the latch via SD[15:8]. The functional timing for this is shown in Figure 12-8. Note that the data can be latched on either the rising of falling edge of GPIOSTR. The entire cycle from assertion of SADS to latching of data in the GOP butter takes approximately 6-8 SCLAS.




Figure 12-8. General Output Port Timing (VL-Bus)



If both an 8-bit GIP and an 8-bit GOP are required, the GPIOSTR enable input must be qualified with the SR/W signal. Additional discrete logic is required to ensure that only the GOP latch is enabled for writes and only the GIP buffer is enabled for reads.

ViRGE also provides a 2-bit GOP on dedicated pins for VL-Bus configurations. To implement this:

- 1. Set SR1C_1-0 to 11b.
- Program the desired output in CR5C_1-0. This statically drives the state of CR5C_0 onto pin 151 and the state of CR5C_1 onto pin 153. These pin will continue to reflect the register bit states as long as SR1C_1-0 =11b. The values in CR5C_1-0 can be reprogrammed at any time.

The 2-bit GOP is only useful for cases where the video BIOS is part of the system BIOS (motherboard implementations) and the ROMEN signal is not needed. If ROMEN is required, a 1-bit GOP is available by programming SR1C_1-0 to 10b Whatever is programmed to CR5C 0 is reflected on pin 151.

When a VL-Bus configuration powers up V default value of 00b for bits 1-0, both pin 181 and pin 153 will be driven high (logic 1). Pins 15,7 an 190 are driven high on power-up for PC configurations. Thus, external devices with active low enables will not be enabled when connected to these pins.

12.5 FEATURE CONNECT INTERFACE

VIRGE provides two approaches to interfacing with a feature connector. If SBO is cleared to 0, this selects Trip66-type sature connector operation. This means that some of the feature connector signals are multiplexed on upper PD lines. The pins used to provide this type of operation are listed in Table 12-1

Table 12-1 Trio64-type Feature Connector Configuration

Pin(s)	Signals
144,142, 140, 138, 134, 132, 130, 128, 127, 129, 131, 183,	VECRAL 18:0)
136, 139, 141, 143	
151	ENFERT
115	VFCBLANK
117	VFCVCLK
106	VFCVCLKI
109	VFCESYNC
111	VFCEVIDEO
113	VFCEVCLK
149	HSYNC
150	VSYNC

turation provides an interface to either VESA Advanced Feature Connector (APC) of passyrhrough bidirectional feature conmactor. In all cases, SRD_0 must be set to 1 to enable feature connector operation and SR1C_1much be 00b to enable ENFEAT on pin 151.

VAFC implementation, VFCESYNC and EVFEVELK are pulled up. This means that HSYNC, VSYNC, VFCBLANK and VFCVCLK are ways outputs to the feature connector. Pixel address data (PA[15:0] is an output from ViRGE if VFCEVIDEO is high and is an input to ViRGE if VFCEVIDEO is low. If bit 1 of SRB is set to 1, pixel data input is strobed into the internal RAMDAC by VFCVCLKi.

Figure 12-9 shows a VAFC implementation for a 32-bit PD bus implementation (this is used for 1 MByte of video memory). No glue logic is required because the multiplexed pins are not required for PD operation.

Figure 12-10 shows the VAFC implementation for 64-bit PD bus designs. The additional buffers are required to isolate the PD bus from the feature connector during 64-bit operation. This means that memory size will be at least 2 MBytes. Setting bit 0 of SRD to 1 drives the ENFEAT pin low, enabling the isolation buffers. Note that ViRGE always uses a 32-bit PD bus when feature connector operation is enabled and that the speed of the interface (VFCVCLK/DCLK) is limited to 37.5






Figure 12-10. VAFC Implementation (64-bit PD Bus)






Figure 12-12. Pass-Thru Feature Connector (64-bit PD)



MHz. See the VESA VAFC specification for further description and timing specifications.

Figure 12-11 shows a bidirectional 8-bit pass-through feature connector implementation for ViRGE configured for 32-bit PD bus operation (1 MByte of video memory). When the feature connector function is enabled by setting bit 0 of SRD to 1, the direction of the pixel data is controlled by the polarity of the VFCEVIDEO signal. If VFCEVIDEO is low, pixel data is an input to ViRGE. If VFCEVIDEO is high, ViRGE outputs pixel data to the feature connector.

If VFCESYNC is low, HSYNC, VSYNC and VFCBLANK are inputs to ViRGE. If VFCESYNC is high, these three signals are outputs. If VFCEVCLK is low, VFCVCLK is an input to ViRGE and is used to clock the pixel data to the internal RAMDAC. If VFCEVCLK is high, VFCVCLK is an output.

ViRGE memory configurations of 2 MBytes and larger will use the entire 64-bit PD bus. In these cases, VFCEVIDEO, VFCESYNC, VFCEVCLK and PA[7:0] are multiplexed with some of the upper 32 PD lines. The buffers shown in Figure 12 12 prevent the PD lines from being driven by the feature connector during 64-bit PD bus operation. As with the VAFC connector, ViRGE uses a 22-bit PD bus during feature connector operations.

Setting SRD_1 to 1 selects LPB feature connector operation. This configuration provides an interface to either a baseline VESA Advanced Feature Connector (VAFC) or pass-through Edirectional feature connector. In all cases SRD_0 must be set to 1 to enable feature connector in all cases SRD_0 must be set to 1 to enable feature connector in an SR1C_1-0 must be 00b to enable FNNEAT on pin 151. In addition, LPB operation must be disabled, (MMFF00_0 = 0) and Streams Processor operation must be disabled, (CR67_3-2 = 00b) before feature connector operation is enabled.

LPB feature connector operation provides an 8-bit bi-directional reature connector for VL-Bus configurations. We pins used to provide this type of operation are listed in Table 12-2. The interface is the same as shown in Figure 12-11. However, ViRGE is not restricted to 32-bit PD bus operation (as with the Trio64-type operation) and can use the full 64-bit PD bus for 2- or 4-MByte memory configurations.

Table 12-2 LPB Feature Connector Configuration (VL-Bus)

Pin(s)	Signals
202, 184, 175, 174, 155, 154	i, PA[7:Q]
147, 146	
151	ENFEAT
206	BLANK
148	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
.183	ESYNC
203	EVIDEO
204	EVCLK
149	HSYNC
150	VSYNC

Mable 12-3 LPB Feature Connector Configuration (PCI)

Pin(s)	Signals
201-199, 189-185, 202, 184, 175, 174, 155, 154, 147, 146	PA[15:0]
151	ENFEAT
206	BLANK
148	VCLK
196	VCLKI
183	ESYNC
203	EVIDEO
204	EVCLK
149	HSYNC
150	VSYNC

8-bit feature connector operation is also available for PCI configurations.



12.6 SERIAL COMMUNICATIONS PORT

A serial communications port is implemented in the MMFF20 register. Bit 4 is set to 1 to enable the interface. The clock is written to bit 0 (= 0) and data to bit 1 (= 0), driving the SPCLK and SPD pins low respectively. The state of the SPCLK pin can be read via bit 2 and the state of the SPD pin can be read via bit 3. The SPCLK and SPD pins are tri-stated when their corresponding control bits are reset to 0, allowing other devices to drive the serial bus.

Typical uses for the serial port are for DDC monitor communications and I²C interfacing. When SPCLK and SPD are tri-stated, ViRGE can detect an I²C start condition (SPD driven low while SPCLK is not driven low). This condition is generated by another I²C master that wants control of the I²C bus. If bit 19 of MMFF08 is set to 1, detection of a start condition generates an interrupt and sets bit 3 of MMFF08 to 1. If bit 24 of MMFF08 is set to 1, ViRGE drives SPCLK low to generate I2C wait states until the Host can clear the interrupt and service the I²C bus.

The SPCLK and SPD signals are multiplexed with the ESYNC and BLANK feature connector signals on pins 205 and 206 for VL-Bus configurations DDC, I²C and/or feature connector operation are required, the lines from pins 205/and 206 plust be multiplexed to separate pairs of lines for each operation to provide the necessary signal isolation. The ENFEAT signal should be used to anable ESYNC and BLANK onto one pair of Indes to the feature connector. When ENFEAT is high, one bit of the General Output Por can be used to select between I2C and DDS operation, with a 1 enabling output on one pair of hoes and a 0 enabling output on another.

The National Semicong octor D4052B Dual 4-Channel Analog Multiplexer/Demultiplexer provides the capability to channel two lines to one of four pairs of lines based on two select signals. Each side can act as either an input or output. A set of schematics showing the use of this part is available.

For PCI LPB configurations, SPCLK and SPD are not multiplexed. This reduces the isolation requirements.

If PD26 is strapped low at reset, strapping of PD25 selects either E2H (PD25 pulled high) or A8H (PD25 pulled low) as the I/O port address for the serial port register MMFF20 This ellows the ports to be used for serial communications, typically I²C, when ViRGE in not enabled. It analog switches are used for solation as explained in the previous paragraph, disigners must ensure that the ¹²C function is enabled by default on reset. If I/O access is desired after ViR has been enabled and they disabled programmers must ensure that the councilon is selected before ViRGE is disabled because the General Output Port may not be available to change the selection.

ITERRUPY GENERATION

configuration, pin 152 is pulled low to gnal an inter upt (INTA). For a VL-Bus configuration, pir 152 is pulled high to signal an interrupt ISINAR).

Whatever the mode of operation (VGA or Enhanced), bit 4 of CR32 must be set to 1 to enable interrupt generation.

When ViRGE is being operated in VGA mode (CR67_0 = 0), only a vertical retrace can generate an interrupt. This is enabled when bit 5 of CR11 is cleared to 0 and a 1 has been programmed into bit 4 of CR11. When an interrupt occurs, it is cleared by writing a 0 to bit 4 of CR11. The interrupt must then be re-enabled by writing a 1 to the same bit. Note that the BIOS clears both bit 4 and bit 5 of CR11 to 0 during power-on, a mode set or a reset. Thus, interrupt generation is disabled until bit 4 is set to 1.

When ViRGE is being operated in Enhanced mode (CR67 $_0$ = 1), interrupts can be generated by a vertical retrace, S3D Engine busy, S3D Engine done, Host DMA done, Command DMA done, S3D FIFO empty, command FIFO overflow and command FIFO empty. These interrupts are enabled and cleared and their status reported via 42E8H.



Multiple interrupts can be enabled at the same time in Enhanced mode. The interrupt pin will remain asserted until all interrupt status bits are cleared.





Section 13: Basic Software Functions

This section describes the basic operations required for ViRGE.

13.1 CHIP WAKEUP

The following code segment wakes up ViRGE.

register address mov dx,3c3h ; Video Subsy mov al,01h ; bit 0 = 1splay out dx,al ; write new mov dx,102h gister address [load CRTCs] mov dx,3C6h ddress mov al, FFh initialization value mask and release BLANK signal out dx,al



13.2 REGISTER ACCESS

13.2.1 Unlocking the S3 Registers

The S3 registers (CR30 and higher plus the Enhanced Commands registers) must be unlocked before they can be accessed by the CPU. The code to do this is:

Note: Byte operations are used in the following examples for clarity. Word operations, e.g.

mov ax, 4838h out dx,ax

should be used for efficiency instead of the operations used in the first example held

```
; Write code to CR38 to provide access to the S3 VGA
                                                        eqis
                                                                  (CR30-CR3F)
  mov dx,3d4h
                      ; copy index register address
  mov al,38h
                      ; copy index for CR38 register into
   out dx,al
                      ; write index to index r
                      ; increment dx to 3D5h
   inc dx
  mov al,48h
                      ; copy unlocking code
                                                         x=don't care) to al
   out dx,al
                     ; write the unlocking cod
                                                       e/data register
   dec dx
                      ; restore the index
                                                       ress to dx
; Write code to CR39 to provide acces;
                                                     Control and System Extension
; registers (CR40-CRFF)
; dx is already loaded with 3D4h
                                              the previous instruction
  mov al, 39h
                      ; copy
                                             register into al
  out dx, al
                                        ndex register
                                    to 305h (data register address)
   inc dx
  mov al,0a5h
                                ocking code to al (the code a5H also unlocks
                                  configuration registers CR36, CR37 and CR68
  out dx, al
                                  in locking code to the data register
   dec dx
                        restore the
                                    index register address to dx
; Set bit 0 in CR4
                        exable access to the Enhanced Commands registers.
; dx is already 1
                  baded with
                            D4h because of previous instruction
  mov al, 40h
                         \mathsf{bp}_{m{v}} index for CR40 register into al
   out dx,al
                        write index to index register
   inc dx
                        increment dx to 3D5h (data register address)
   in al, dx
                        read register data for read/modify/write operation
   or al,1
                        set bit 0 to 1
   out dx,al
                       write the unlocking code to the data register
                      ; restore the index register address to dx
   dec dx
```



13.2.2 Locking the S3 Registers

Relocking the S3 registers is done by repeating the code used to unlock the registers except:

- The values written to the CR38 and CR39 registers must change at least one of the significant bits in the valid code pattern. For example, 00h will always accomplish this.
- After first verifying that the S3D Engine is not busy (bit 9 of 9AE8H is 0), bit 0 of CR40 houst be cleared to 0. A read-modify-write cycle must be used instead of the code used above to verver overwriting of any changes made to bits 7-1 in CR40 since reset.

```
mov dx,3d4h
                  ; copy index register address into dx
mov al,40h
                  ; copy index for CR40 register into a
out dx,al
                  ; write index to index register
inc dx
                  ; increment dx to 3D5h (data regis
                  ; read content of CR40 into al
in al,dx
                  ; clear bit 0 to 0
and al,0feh
                  ; write to CR40 to lock the Exhanced
out dx,al
                  ; restore the index register address to
dec dx
```

13.2.3 Unlocking/Locking Other Registers

The Extended Sequencer registers (SR9-SR1C) have been added to the standard VGA sequencer register set to provide a variety of new capabilities. To gain access to these registers, write xxxx0110b (x = don't care) to SR8. Writing a bit pattern that manges one of the significant bits re-locks access to the SRD register.

In addition to the standard VGA register access cantrels, FIRGE provides a number of bits extending the control of access to these registers. These are lated in Table 13-1.

Table 13-1. VGA Register Access Control Extensions

Register Bit	Controls Access to:
CR33, bit 1	CR7, bits 1 sol 6 (1 = disable write protect setting of CR11, bit 7)
CR33, bit 4	RAMDAC register (1)= disable writes)
CR33, bit 6	Palette (Vverscan registers (1 = lock)
CR35, bit 4	Vertical Thoung (egisters (1 = lock)
CR35, bit 5	Horizontal Timing registers (1 = lock)



13.3 TESTING FOR THE PRESENCE OF A VIRGE CHIP

After unlocking, a ViRGE chip can be identified via CR30 and CR2E. The following code aborts the driver program and returns to DOS if a ViRGE chip is not found.

```
mov dx,3d4h
                     ; copy index register address into dx
   mov al,2eh
                     ; copy index for CR2E register into al
   out dx,al
                     ; write index to index register
                     ; increment dx to 3D5h (data register addr
   inc dx
   in al,dx
                     ; read content of CR2E into al
                    : compare chip ID to the desired chip
   cmp al,31h
                    ; jump to not_ViRGE if device ID fo
   jne not_ViRGE
                                                                     ot found
                     ; ViRGE chip found - continue
not_ViRGE:
  mov ax, 4c00h
                     ; terminate with a return code
```

13.4 GRAPHICS MODE SETUP

Some programs may require a graphics mode other than that provided by standard operation. For example, a DOS game may require a resolution of 640 x80 (VES) goode 100) instead of the standard DOS mode, e.g., mode 03. The following code fragment shows now this is done.

```
mov ax,4f02h ; VESA super VGA mode function call mov bs,100h ; mode 100 ; call video BIOS
```



Section 14: VGA Compatibility Support

This section describes ViRGE support for standard VGA and VESA Super VGA graphles standards.

14.1 VGA COMPATIBILITY

ViRGE is compatible with the VGA standard. These modes are not accelerated using the S3D Engine. However, other design features provide excellent VGA performance.

Several of the standard VGA registers have been modified of extended in ViRGE. Table 14-1 describes these changes.

Table 14-1. Standard VGA Registers Modified or Extended in ViRGE

Register	Change to Standard (GA Definition
CRO	Extension bit 8 is bit of R5D Bit 5 of CR35 controls access to this register. Bit 7 of CR43 doubles the parameter size.
CR1	Extension bit 9 is bit 1 00 CR50. Bit 5 of CR35 controls access to this register. Bit 7 of CR43 doubles the perameter size.
CR2	Extension of this bit 7 of CR5D. Bit 5 of CR35 controls access to this register. Bit 7 of CR43 couldes the parameter size.
CR3	The language of the branking pulse defined in this register can be extended by 64 DCL s via bit 3 of CR50. Bit 5 of CR35 controls access to this register. Bit 7 of CR33 coupes the parameter size.
CR4	extension bit 8 is bit 4 of CR5D. Bit 5 of CR35 controls access to this register. Bit 7 of CR43 couples the parameter size.
CR5	The length of the HSYNC pulse defined in this register can be extended by 32 DC Ks ha bit 5 of CR5D. Bit 5 of CR35 controls access to this register. Bit 7 of CR43 doubles the parameter size.
CR6	nactition to the standard VGA extensions (bit 8 is bit 0 of CR7, bit 9 is bit 5 of CR47), bit 10 is bit 0 of CR5E. Bit 4 of CR35 controls access to this register.
CR7	Bil 4 of CR35 controls access to bits 0, 2, 3, 5 and 7 of this register.
CR9	Bit 4 of CR35 controls access to bit 5 of this register.
CRC	The display start address is a 20-bit value for ViRGE. The extension bits (20-16) are bits 4-0 of CR69.
CRE	The cursor location address is a 20-bit value for ViRGE. The extension bits (20-16) are bits 4-0 of CR69.



CR10	In addition to the standard VGA extensions (bit 8 is bit 2 of CR7, bit 9 is bit 7 of CR7), bit 10 is bit 4 of CR5E. Bit 4 of CR35 controls access to this register.
CR11	Bit 4 of CR35 controls access to bits 3-0 of this register. Bit 6 (3/5 refresh cycles per line) can be overridden by CR3A_2-0. Setting bit 1 of CR33 to 1 disables the write protect effect of bit 7 of this register on bits 1 and 6 of CR7.
CR12	In addition to the standard VGA extensions (bit 8 is bit 1 of CR7, bit 9 is bit 6 of CR7), bit 10 is bit 1 of CR5E.
CR13	Bit 2 of CR43 is the old extension bit (bit 8) of this register. Bits 5.4 of CR51 are the new extension bits (bits 9-8) of this register.
CR15	In addition to the standard VGA extensions (bit 8 is bit 3 of CR7, bit 9/s bit 5 of CR9), bit 10 is bit 2 of CR5E. Bit 4 of CR35 controls access to this register.
CR16	Bit 4 of CR35 controls access to this register.
CR17	Bit 5 of CR35 controls access to bit 2 of this register
CR18	In addition to the standard VGA extensions (bit 8 s bit 4 of CR7, bit 9 is bit 6 of CR9), bit 10 is bit 6 of CR5E.
AR00-AR0F	Bit 6 of CR33 controls access to these registers
3C6H-3C9H	Bit 4 of CR33 controls writes to these registers.

For a detailed discussion of VGA programming, see *Programmer's Suide to the EGA, VGA and Super VGA Cards, 3rd Edition* by Richard F. Ferraro (Addison-Wesley Junishing Company, Inc).

14.2 VESA SUPER VGA SUPPORT

VIRGE supports the extended (Super) VGA prodes defined by VESA. All modes are accelerated by the S3d Engine except for the planar (4 bits/pixel) mes.





Section 15: Enhanced Programming

Enhanced mode provides a level of performance far beyond what is possible with the WAA architecture. Hardware BitBLTs (with 256 ROPs), 2D and 3D line drawing, 2D portion fills and 3D triangle drawing are implemented. Hardware cursor support and clipping are also supported. While in Enhanced mode, the display memory bit map can be updated in two ways. One is to have the CPU issue commands and send data to the S3d Engine, which then controls pixel updating. The other is to have the CPU write directly to memory. (This is also possible in non-Emanced mode) via paging.) This section explains these two methods and provides a set of Enhance more 2D programming examples and explains the basic elements of 3D drawing.

15.1 MEMORY-MAPPED I/O

VIRGE provides two memory-mapped I/O (MMIO) methods For the "old" method, the base address is A000H (or B800H), allowing use during DOS and real mode operation. This is available for both VL-Bus and PCI configurations. For the "new" method, the base address is the linear addressing (or PCI) base address and requires protected mode. In addition address space is provided for linear addressing and big endian addressing. The new method can only be used with PCI configurations. Each of these MMIO methods is described below.

15.1.1 Old MMIO

Setting bits 4-3 of CR53 to 10b enables the old MMIO function. A setting of 11b enables both the old and new MMIO methods simultaneously. When the old MMIO is enabled, CR53_5 selects the base address. CR53_5 = 0 places the MMO window at A0000H - AFFFFH. CR53_5 = 1 places the MMIO window at B8000H - BFFFFH. The latter letting leaves A0000H - B7FFFH free for VGA memory and other uses. In either case, all the ViFGE registers are accessible via either window at the variable offsets shown in Table 15-1. For example, the PQI configuration space registers are found starting at A8000H (or B8000H, depending on the setting of C753_5).

With old MMID (nable, and CR53_5 =0, image writes are made by accessing any memory location in the 32-KByte address space from A0000H to A7FFFH. This allows efficient use of the MOVSW and MOVSD assembly language commands. Accesses must be to doubleword addresses. Software must not make image writes beyond the A7FFFH range. If CR53_5 = 1, image writes cannot be made as the A0000H - A7FFFH range is reserved.

When MMIO is enabled (old or new), clearing bit 7 of SR9 to 0 allows both programmed I/O (IN, OUT) access and MMIO (MOV) access. Setting this bit to 1 disables programmed I/O access, allowing only MMIO access. The latter is required for plug and play operation.



15.1.2 New MMIO

The new MMIO method for ViRGE provides a 64-MByte addressing window starting at the base address specified in CR59-5A or the PCI base address register. This space is divided into a 32-MByte space for little endian (Intel-style) addressing and a 32-MByte space for big endian (Power PC-style) addressing. All registers and data transfer locations are mapped into this area as shown in Table 7-

The new MMIO (only) is enabled by setting bits 4-3 of CR53 to 01b. This is the default for a PCI bus configuration, allowing PCI software immediate access to all registers and the ability to respect the address space. The new MMIO is also enabled in conjunction with the old MMIO method when bits 4-3 of CR53 are set to 11b. VL-Bus configurations power up with bits 4-3 of CR53 cleared to 00b, disabling both old and new MMIO operation.

When MMIO is enabled (old or new), clearing bit 7 of SR9 to 0 allows both programmed I/O (IN, OUT) access and MMIO (MOV) access. Setting this bit to 1 disables programmed I/O access, allowing only MMIO access. The latter is required for plug and play operation.

Table 15-1. New MMIO Addresses

Lower 32 MBytes - Little Epdian Addressing					
Description	Offset From Base (Hex)				
Linear Addressing (16M)	000 0000 OF FFF				
Image Data Transfer (32K)	100 7FFF				
PCI Configuration Space Registers	100 2000 - 100 8043				
Streams Processor Registers	100 8180 100 81FF				
Memory Port Controller	100 8200 - 100 8224				
CRT VGA 3B? Registers	00 83B0 - 100 83Bx				
CRT VGA 3C? Registers	100 83C0 - 100 83Cx				
CRT VGA 3D? Registers	100 83D0 - 100 83Dx				
Subsystem Status Enhanced Register (42E8H)	100 8504				
Advanced Function Control Register (XAE8N)	100 850C				
DMA Controller Registers	100 8580 - 100 85FF				
Color Pattern Registers	100 A000 - 100 A1FF				
BitBLT/Rectangle Fill Registers	100 A400 - 100 A5FF				
2D Line Draw Registers	100 A800 - 100 A9FF				
2D Polygon Fill Registers	100 AC00 - 100 ADFF				
3D Line Draw Begisters	100 B000 - 100 B1FF				
3D Triangle Registers	100 B400 - 100 B5FF				
Local Peripheral Bus Aegisters	100 FF00 - 100 FF5C				

Values in the gaps between the memory ranges shown in Table 15-1 are reserved.

For big endian addressing, add 2 to the most significant hex digit shown in Table 15-1, i.e., 0xx xxxx becomes 2xx xxxx and 1xx xxxx becomes 3xx xxxx. Thus, the total address space decoded by ViRGE is 64 MBytes.



15.2 DIRECT BITMAP ACCESSING—LINEAR ADDRESSING

Linear addressing is useful when software requires direct access to display memory. ViRGE provides two linear addressing schemes. The old method can be used when MMIO is disabled with the old MMIO method. The second is used in conjunction with the new MMIO method.

15.2.1 Old Linear Addressing

Enhanced mode operation must be enabled before linear addressing is enabled. This means that bit 0 of CR66 is set to 1 to enable Enhanced mode functions and bit 3 of CR31 is set to 1 to specify Enhanced mode memory mapping.

ViRGE provides linear addressing of up to 4 MBytes of display memory. Linear addressing of more than 64 KBytes requires that the CPU be operated in protected models.

The S3d Engine busy flag, bit 13 of 42E8H, should be verified to be 0 more busy) before linear addressing is enabled by setting bit 4 of CR58 to 1. The size of the linear address window is set via bits 1-0 of CR58. The base address for the linear addressing window is set via CR59 and CR5A (or via the Base Address 0 (Index 10H) PCI configuration register for PCI systems)

For operation in real mode, the linear addressing window size can be set to 64 KBytes. The base address for the window is set to A0000H by programming bits 31 to of the window position in CR59-CR5A to 000AH. If bit 0 of CR31 is set to 1, the memory page of set (64K bank) specified in bits 5-0 of CR6A is added to the linear addressing window position base address, allowing access to up to 4 MBytes of display memory through a 64-KByte window.

15.2.2 New Linear Addressing

With the new MMIO enabled (CR53, 4.3, 9.6 b) 11b) the first 16 MBytes of each 32M address space (big and little endian) are dedicated to tipe an addressing. A maximum of 4 MBytes of each address space (starting at the lowest address of the space) is usable with ViRGE. The base address is taken from bits 31-26 of the linear address window position (bits 7-2 of CR59 or the high order 6 bits of the the PCI Base Address 0). This is concarranted with the display memory address specified by the programmer.

In addition to enabling the new MMO, the programmer must also enable linear addressing and specify the window size exactly as equived for the old linear addressing. Note that since only bits 31-26 are used to specify the base address 10000H cannot be specified and the 64K banking scheme possible with the old linear addressing cannot be used with the new linear addressing.

When big endian addressing is used, the required byte swapping for linear addressing is specified by bits 2-1 of CR3. This applies to both reads and writes.



15.3 READ AND WRITE ORDERING

An overview of the ViRGE internal organization is shown in Figure 15-1. Note that there are three independent and concurrent paths for communications between the CPU and ViRGE egisters and memory. The time required for any given read or write to complete (latency) varies by path. This can have important implications for the programmer.

First is the issue of write ordering. For example, a linear addressing write to memory uses the command FIFO path, while an image write to memory uses the S3d FIFO path. If the program may issue the linear addressing command and then an image write command before the linear address command completes (or vise versa), there is no guarantee which will complete that for total safety from prematurely overwriting memory data, the programmer must check that the S3d FIFO is empty before doing linear addressing updating or for command FIFO empty before doing an image transfer.

Similarly, if correct operation of any command is dependent on operation using another FIFO path (such as a VGA register update before an S3d command), the programmer must ensure that the relevant FIFO is empty before issuing the dependent command.

Reads through the LPB and VGA paths bypass the respective FIFOs. However, they will be held until the relevant FIFO is empty before completing. For PCI systems, this will generate a disconnect (if bit 3 of CR66 is set to 1). This hold guarantees that a read of a rejister following a write will yield the correct data. Reads of S3d registers go through the S3d FIFO. Nowever, any read with the S3d FIFO not empty or with the S3d Engine busy will yield undefined results.




Figure 15-1. Internal Organization



15.4 S3d ENGINE PROGRAMMING

All Enhanced mode programming should be done using memory-mapped I/O.

MMIO Format:

Enable MMIO

Point ES to A000H (old MMIO) or base address (new MMIO)

Load the x and y values into EAX (y value in the low word and x value in the high

 $EAX \Leftarrow x,y$

MOV ES:[REGMNEMONIC], EAX

The MMIO scheme is the most efficient and is used where appropriate in the programming examples provided later in this section. All assume that the ES register points to 4000N is the old MMIO is being used or the base address if the new MMIO is being used.

15.4.1 Notational Conventions

The following provides examples of the conventions he` programming examples. Text following a ';' is a comment.

ES:[MMXXXX]

BN1 (bh-bl), BN2 (bh-bl)

MMXXXX identifies the memory-mapped register with XXXX being the variable part of the address offset. Thus MMA504 identifies the register at a set 100 A\$04H. BN1 (bh-bl) represents a bit mnemonic followed by the bit location(s). Thus SRCX (20-16) indicates that the Source X value is programmed into bits 26-16.

The complete binary programming of the Co nmand Set register is provided. For example,

Where:

???? = appropriate variable offset value for the Command Set register, e.g., A500 for BitBLTs.

X = 0; bit value = 0

X = 1; bit value = 1

X = S; this bit value must be specified, but can vary for this command

writes to the frame buffer) are notated as follows: Image transfers (CPU bixe) data

COUNT

RECT DATA IMAGEDATA ←

The COUNT is the remarked of CPU writes. IMAGEDATA means the 32K Image Data Transfer memory space at the memory-mapped location shown in Table 15-1.



15.4.2 Initial Setup

All examples assume the desired mode is selected.

If bit 1 of the Command Set register is set to 1, all bitmap updates are affected by the settings in the clipping registers (MMxxDC, MMxxE0).

15.4.3 Autoexecute

When bit 0 of the Command Set register is cleared to 0, the command is executed when the Command Set register is written. If this bit is set to 1, the command is not executed until the register with the highest address for that command type (BitBLT, Line Draw, etc.) is written. This allows multiple executions of a given command using different parameters without re-programming the Command Set register. Full programming examples for autoexecute on are provided for each command type.

15.4.4 2D Programming Examples

This section provides programming examples for the following Emerced mode 2D drawing operations:

- BitBLT
- Rectangle Fill
- 2D Line Draw
- 2D Polygon Fill



15.4.4.1 BitBLT

The BitBLT function provides a full implementation of the 256 raster operations as defined by Microsoft for Windows. A listing and explanation of these is provided in Appendix A.

Each raster op has three operands: Source, Pattern and Destination. The Source pixel call be from the screen (current bitmap) or from the CPU (image transfer). When the source is the screen, the pixel depth is always the same for both the source and destination (8, 16, 24 bits/pixel). When the source is the CPU, the pixel can be either color (same source and destination pixel depth) of mego (1

The Pattern is an 8x8 array of pixels. A mono pattern is specified in the Month Pattern 0 and 1 registers. The Pattern Foreground and Background Color registers define the pixel colors A color pattern is specified in a set of registers starting at offset 100 A100H. The number of (egisters required depends on the color depth.

The Destination pixel is always the screen (current bitmap) and is always color (multi bits/pixel). This is the pixel that will be overwritten or left unchanged by the result of the operation.

Based on the above definitions, there are 6 valid BitBLT ca

Color Pattern

- Source = Screen, Color Pixels
- Source = CPU, Color Pixels
- Source = CPU, Mono Pixels

Mono Pattern

- Source = Screen, Color Pixele
- Source = CPU, Color Pixel
- Source = CPU, Mono Pixels

When the source and destination are overlapping rectangles on the screen, care must be taken so that the source data is not overwritten before it is moved. This issue is explained next, followed by programming examples for each of these above cases.

Overlapping Rectangles

Figure 15-2 shows the cases for overlapping rectangles. Table 15-2 gives the proper programming parameters for each case. The direction indicates whether the pixels are moved from left to right (X+) or right to left (XV) and top to bottom (Y+) or bottom to top (Y-). These are specified via bits 25 and 26 of the Command Set register. The source and destination coordinates are specified via the Rectangle Source XY and Rectarged Destination XY registers. x1,Y1 is the pixel position of the upper left hand corner of the source rectangle, x2,Y2 is the pixel position of the upper left hand corner of the destination rectangle. The width of the rectangle is W (in pixels) and the height is H (in lines). As indicated in the figure, you always start with the source corner inside the overlap and move that pixel to the corresponding corner for the destination pixel.




Table 15-2 Programming Parameters for Overlapping BitBLTs

Case	Direction	SRC_X	SRC_Y	DEST_X	DEST_Y
1	X+, Y+	x1	y1	x2	
2	X-, Y-	x1 + W - 1	y1 + H <i>-</i> 1	x2 + W - 1	y2+ H-1
3	X-, Y+	x1 + W - 1	y1	x2 + W - 1	\x\
4	X+, Y-	x1	y1 + H -1	x2	y2 H-1

The basic algorithm is if the drawing direction is negative, add [rectangle dimersion-1] in that direction to the normal source/destination location. If the drawing direction is positive, use the original source/destination location.

The parameters for Case 1 are appropriate for non-overlapping rectangles.





Color Pattern Case 1 (Source = Screen, Color Pixels)

This command copies a source rectangular area in display memory to another location in display memory. The 8x8 pixel pattern is programmed in the color pattern registers. For this example, assume x1,y1 is the top left corner of the source rectangle in display memory and x2,y2 is the top left corner of the destination rectangle. The rectangles can be overlapping or disjoint. See Table 18-Nor the source and destination coordinate parameter values for overlapping cases. The height and width (in pixels) of the rectangle being copied are H and W. The color depth is assumed to be 8 b(ts/p)xel.

Autoexecute Off:

ES:[MMA100] \Leftarrow P3 (31-24), P2 (23-16), P1 (15-8), P0 (7-0)

: Pixe/s color pattern

ES:[MMA13C] \Leftarrow P63 (31-24), P62 (23-16), P61 (15-8), P60 (7-0)

ES: $[MMA504] \leftarrow W-1 (26-16), H (10-0)$

 $ES:[MMA508] \leftarrow SRC_X (26-16), SRC_Y (10-0)$

ES:[MMA50C] \Leftarrow DEST_X (26-16), DEST_Y (10-0)

ES:[MMA500] \Leftarrow 0000 0SSS SSSS SSS0 0000 0000 0010 00S

63-60 of the color pattern rectangle width and height oulce x and v start coordinates destination x and y start coord.

Command Set register

The following must be specified: Y direction (bit 26), X direction enable (bit 1). Bits 4-2 will be different for other color separate. it 25), ROP (bits 24-17), clipping

Autoexecute On:

ES: $[MMA100] \leftarrow P3 (31-24), P2 (23-16), P1 (1)$

; pixels 3-0 of the color pattern

ES:[MMA13C] \Leftarrow P63 (31-24), P62 (23/16), Pg/1

ES:[MMA504] \Leftarrow W-1 (26-16), H (\bullet 0-0)

ES:[MMA508] \leftarrow SRC_X (26-16), S

ES:[MMA50C] \Leftarrow DEST_X (26-16)

; pixels 63-60 of the color pattern

; bit 0 = 1 for autoexecute

; rectangle width and height

; source x and y start coordinates

; destination x and y start coord.

The command is executed when MMA50C is programmed. The order of programming the other registers is not important. With authexecute on, additional BitBLTs can be performed by reprogramming only the parameter register (not the Command Set register), always ending with the Rectangle Destination XY register (MMA\$00)



Color Pattern Case 2 (Source = CPU, Color Pixels)

This command transfers a rectangular color image provided by the CPU to a location in display memory. The 8x8 pixel pattern is programmed in the color pattern registers. For this example, assume the height and width (in pixels) of the rectangle being copied are H and W. The color depth is assumed to be 8 bits/pixel.

Autoexecute Off:

ES:[MMA100] \(\Leftarrow\) P3 (31-24), P2 (23-16), P1 (15-8), P0 (7-0)

; pixels 3/9 of the color partern

ES:[MMA13C] \Leftarrow P63 (31-24), P62 (23-16), P61 (15-8), P60 (7-0)

ES:[MMA504] \leftarrow W-1 (26-16), H (10-0)

ES:[MMA50C] \Leftarrow DEST_X (26-16), DEST_Y (10-0)

ES:[MMA500] \(\infty 0000 000S SSSS SSS0 00SS SS00 1010 00S0

; pixels 63-60 of the color pattern rectangle width and height ; testination x and y start coord.

Command Set register

The following must be specified: ROP (bits 24-17), first dword offset (bits 18-12), image transfer alignment (bits 11-10), clipping enable (bit 1). Bits 4-2 will be different for other color depths.

COUNT (of image pixel data to transfer) = (See Note)

IMAGEDATA ← RECT_DATA

; Output data to Image Transfer addresses for COUNT dwords

Autoexecute On:

Writing to the Destination XY register (MMAQC) executes the command.

Note

If the CPU obtains the image data from a source bitmap written to system memory by the application, the application passes the origin of this bitmap, its width, height and color depth. Some or all of this bitmap can then be blitted to display memory (screen). The method of transfer varies depending on whether or not the entire bitmap or a partial bitmap is transferred.

For source bitmaps from an application, each line is required by specification to be word aligned, i.e., data for a new line begins with the next word after the last word containing valid data for the previous line. Therefore, to transfer a complete source bitmap, the driver does the following:

- 1. All image transfers must be toolbleword aligned. Therefore, bits 13-12 of the Command Set register must be programmed to properly reflect the alignment of the first pixel of the source bitmap. For example, if the first pixel of the source bitmap starts with the third byte of the first doubleword sligned read bits 13-12 of the Command Set register must be programmed to 10b to tell the Engine to ignore the first two bytes.
- 2. Word alignment must be specified by programming bits 11-10 of the Command Set register to 01b. This tells the Engine that the data for the next line starts at the next word after the data ending the line. In some cases, doubleword alignment is appropriate (bits 11-10 of the Command set register = 10b). This is more efficient, but is a special case. Word alignment always works.
- To determine the number of doublewords to transfer, calculate (for the source bitmap):

int [(width x height x bits/pixel) + 31]/32.



4. The image transfer area in memory is 32K (offset 100 0000H - 100 7FFFH). The driver must monitor the addresses for image writes and reset the address pointer back to the start before any writes are made beyond the 32K area.

If the application requests that only a rectangular subsection of the source bitmap be transferred to display memory, the driver has multiple choices of how to do this.

- The driver can transfer the entire source bitmap and use the clipping registers to eliminate the unwanted pixels.
- 2. The driver can transfer only the requested pixels, but it must do this ore line at time. If the start of each line is not doubleword aligned, the driver must determine the doubleword address containing the first data for the first line and the number of doublewords required to send the whole line. It must then issue the command to blit this line, with bits 13-12 of the command Set register set to ignore the appropriate number of bytes at the start of the line. The driver must then change the address to the start of the next line and the process the above process, including specification of a new destination start address. The result is that one command is executed for each line.

Note that if the lines for the requested pixels happen a start at doubleword addresses, the entire rectangle can be blitted with a single command because to data needs to be ignored at the start of each line. The driver still needs to keep track at the line length and increment the address by the stride at the end of each line.

3. The driver can transfer the requested pixels as described in 2 sove and use the clipping registers to eliminate any extra pixels at the start teach line.





Color Pattern Case 3 (Source = CPU, Mono Pixels)

This command transfers a rectangular mono image provided by the CPU to a location in display memory. The mono image is converted to the screen color depth based on the the pattern color (potentially) mixed with the screen (destination) color. The 8x8 pixel pattern is programmed in the color pattern registers. For this example, assume the height and width (in pixels) of the rectangle being copied are H and W. The screen color depth is assumed to be 8 bits/pixel.

Autoexecute Off:

ES:[MMA100] \Leftarrow P3 (31-24), P2 (23-16), P1 (15-8), P0 (7-0)

; pixels 8-0 of the color pattern

ES:[MMA13C] \Leftarrow P63 (31-24), P62 (23-16), P61 (15-8), P60 (7-0)

ES:[MMA504] \leftarrow W-1 (26-16), H (10-0)

ES:[MMA50C] ← DEST_X (26-16), DEST_Y (10-0)

ES:[MMA500] \(\Leftarrow\) 0000 000S SSSS SSS0 00SS SS00 1110 00\$

pixels 63-60 of the color pattern; rectangle width and height destination x and y start coord.

Command Set register

The following must be specified: ROP (bits 24-17), first dy ord offset (bits 12-12), image transfer alignment (bits 11-10), clipping enable (bit 1). Bits 4-2 will be different for other color depths.

COUNT (of image pixel data to transfer) = (See Note)

IMAGEDATA ← RECT_DATA

; Output data to mage Transfer addresses for COUNT dwords

Autoexecute On:

Writing to the Destination XY register (MIXA50X) executes the command.

Note

If the source bitmap is provided by the application, then the entire Note for the previous color pixels case also applies to this mono pixels case also applies to this mono pixels as because each line is required to be word aligned. If the source bitmap is provided by the trivial e.g., font data, the driver should byte align the data and program bits 11-10 of the Comman Set legister to 00b to specify byte alignment to the Engine.



Mono Pattern Case 1 (Source = Screen, Color Pixels)

This command copies a source rectangular area in display memory to another location in display memory. It is identical to the Color Pattern Case 1 except that the 8x8 pixel pattern is programmed in the mono pattern registers and the pattern color is taken from the pattern foreground and packground registers. For this example, assume x1,y1 is the top left corner of the source rectangle in display memory and x2,y2 is the top left corner of the destination rectangle. The rectangles can be overlapping or disjoint. See Table 18-1 for the source and destination coordinate parameter values for overlapping cases. The height and width (in pixels) of the rectangle being copied are H and W. The screen color depth is assumed to be 8 bits/pixel.

Autoexecute Off:

ES:[MMACE8] ← MONO PATTERN 0

ES:[MMACEC] ← MONO PATTERN 0

ES:[MMACF0] \Leftarrow DATA1 (7-0)

ES: $[MMACF4] \leftarrow DATA1 (7-0)$

ES:[MMA504] \leftarrow W-1 (26-16), H (10-0)

 $ES:[MMA508] \leftarrow SRC_X (26-16), SRC_Y (10-0)$

ES:[MMA50C] \Leftarrow DEST_X (26-16), DEST_Y (10-0)

ES:[MMA500] = 0000 0SSS SSSS SSS0 0000 0001 001/6 00


; st 32 bits of many pattern
270 32 bits of mono pattern
3 bit pattern backgnd color index
8 bit pattern foregnd color index
rectangle width and height
5 source x and y start coordinates
destination x and y start coord.

Command Set register

The following must be specified: Y direction (bit 26), X direction (bit 25), ROP (bits 24-17), clipping enable (bit 1). Bits 4-2 and the fields programmed for the background and foreground colors will be different for other color depths.

Autoexecute On:

Writing to the Destination XY register (MM) 500 executes the command.





Mono Pattern Case 2 (Source = CPU, Color Pixels)

This command transfers a rectangular color image provided by the CPU to a location in display memory. It is identical to the Color Pattern Case 1 described earlier except that the 8x8 pixel pattern is programmed in the mono pattern registers and the pattern color is taken from the pattern foreground and background registers. For this example, assume the height and width (in pixels) of the rectangle being copied are H and W. The screen color depth is assumed to be 8 bits/pixels.

Autoexecute Off:

ES:[MMACE8] ← MONO PATTERN 0
ES:[MMACEC] ← MONO PATTERN 0
ES:[MMACF0] ← DATA1 (7-0)
ES:[MMACF4] ← DATA1 (7-0)
ES:[MMA504] ← W-1 (26-16), H (10-0)
ES:[MMA508] ← SRC_X (26-16), SRC_Y (10-0)
ES:[MMA50C] ← DEST_X (26-16), DEST_Y (10-0)
ES:[MMA500] ← 0000 000S SSSS SSS0 0001 1001 0010 0050

; 1st 32 bits of mono pattern
; 2nd 32 bits of mono pattern
; 8-bit pattern backglid color index
; 8-bit pattern fore and color index
rectangle widts and height
; source x and y start coordinates
destination x and y start coord.
Command Set register

The following must be specified: ROP (bits 24-17), first dword offset (bits 18-12), image transfer alignment (bits 11-10), clipping enable (bit 1). Bits 4-2 will be different for other color depths.

Autoexecute On:

COUNT (of image pixel data to transfer) = (See Note)
IMAGEDATA ← RECT DATA : Output data to

; Output data to make Transfer addresses for COUNT dwords

Autoexecute On:

Writing to the Destination XY register (MI) (ASAC) executes the command.

Note

If the CPU obtains the image data from a source bitmap written to system memory by the application, the application passes the origin of this bitmap, its width, height and color depth. Some or all of this bitmap can then be blitted to display memory (screen). The method of transfer varies depending on whether or not the entire bitmap or a partial bitmap is transferred.

For source bitmaps from an application, each line is required by specification to be word aligned, i.e., data for a new line begins with the pert word after the last word containing valid data for the previous line. Therefore, to transfer a complete source bitmap, the driver does the following:

- 1. All image transfers must be doubleword aligned. Therefore, bits 13-12 of the Command Set register must be programmed to properly reflect the alignment of the first pixel of the source bitmap. For example, if the first pixel of the source bitmap starts with the third byte of the first doubleword-slighed read, bits 13-12 of the Command Set register must be programmed to 10b to tell the Engine to ignore the first two bytes.
- 2. Word alignment must be specified by programming bits 11-10 of the Command Set register to 01b. This tells the Engine that the data for the next line starts at the next word after the data ending the line. In some cases, doubleword alignment is appropriate (bits 11-10 of the Command set register = 10b). This is more efficient, but is a special case. Word alignment always works.




- 3. To determine the number of doublewords to transfer, calculate (for the source bitmap):
 - int [(width x height x bits/pixel) + 31]/32.
- 4. The image transfer area in memory is 32K (offset 100 0000H - 100 7FFFH). The definer must monitor the addresses for image writes and reset the address pointer back to the start before any writes are made beyond the 32K area.

If the application requests that only a rectangular subsection of the source bitmap be transferred to display memory, the driver has multiple choices of how to do this.

- egisters to eliminate the 1. The driver can transfer the entire source bitmap and use the clipping unwanted pixels.
- The driver can transfer only the requested pixels, but it must do this one he attime. If the start 2. of each line is not doubleword aligned, the driver must determine the doubleword address containing the first data for the first line and the number of devolet order required to send the whole line. It must then issue the command to blit this line with bits 3-12 of the Command Set register set to ignore the appropriate number of bytes at the start of the line. The driver must then change the address to the start of the next line and expeat the above process, including specification of a new destination start address. The result is that one command is executed for each line.

Note that if the lines for the requested pixels happen to start at doubleword addresses, the entire rectangle can be blitted with a single command begans of data needs to be ignored at the start of each line. The driver still needs to keep track of the line length and increment the address by the stride at the end of each i

The driver can transfer the requested pixels as described in 2 above and use the clipping registers to eliminate any extra pixels at the start of each line. 3.





Mono Pattern Case 3 (Source = CPU, Mono Pixels)

This command transfers a rectangular mono image provided by the CPU to a location in display memory. The mono image is converted to the screen color depth based on the the nattern color (potentially) mixed with the screen (destination) color. It is identical to the Color Pattern Case 3 described earlier except that the 8x8 pixel pattern is programmed in the mono pattern registers and the pattern color is taken from the pattern foreground and background registers. For this example, assume the height and width (in pixels) of the rectangle being copied are H and W. The screen color depth is assumed to be 8 bits/pixel.

Autoexecute Off:

ES:[MMACE8] ← MONO PATTERN 0

ES:[MMACEC] ← MONO PATTERN 0

ES: $[MMACF0] \leftarrow DATA1 (7-0)$

ES:[MMACF4] \leftarrow DATA1 (7-0)

ES: $[MMA504] \leftarrow W-1 (26-16), H (10-0)$

ES: $[MMA508] \leftarrow SRC_X (26-16), SRC_Y (10-0)$

ES:[MMA50C] \Leftarrow DEST_X (26-16), DEST_Y (10-0)

ES:[MMA500]

0000 000S SSSS SSS0 0000 0001 1110 00S

; 1st 32 bits of mono pattern

2nd 32 bits of more pattern

8-bit pattern backgnd color index ; 8-bit pattern foregnd color index

rectangle width and height

your e x and y start coordinates destination x and y start coord.

Command Set register

The following must be specified: ROP (bits 24-17), first dword of set (bits 13-12), image transfer alignment (bits 11-10), clipping enable (bit 1). Bits 4-2 will be different for other color depths.

COUNT (of image pixel data to transfer) = (See Note)

IMAGEDATA ← RECT DATA

; Output data to may Transfer addresses for COUNT dwords

Autoexecute On:

Writing to the Destination XY register (MMA50C) executes the command.

Note

If the source bitmap is provided by the application, then the entire Note for the previous color pixels case also applies to this mono pixel case accuracy each line is required to be word aligned. If the source bitmap is provided by the driver, e.g., tont data, the driver should byte align the data and program bits 11-10 of the Command Set register to 00b to specify byte alignment to the Engine.



15.4.4.2 Rectangle Fill

This command draws a filled rectangle on the screen. Only ROPs that do not contain a source can be used. If the ROP contains a pattern, the pattern specification will be ignored. Instead, the pattern value is forced to a 1 by the hardware, selecting the pattern foreground color. ROPs specifying only the destination (screen) and optionally a logical operation (e.g., NOT D) can be used. In this case, the rectangle color will depend only on the current screen color. For this example, assume the height and width (in pixels) of the rectangle being drawn are H and W. The screen color death is assumed to be 8 bits/pixel.

Autoexecute Off:

ES: $[MMA4F4] \leftarrow DATA1 (7-0)$

ES: $[MMA504] \Leftarrow W-1 (26-16), H (10-0)$

 $ES:[MMA50C] \leftarrow DEST_X (26-16), DEST_Y (10-0)$

ES:[MMA500]

0001 000S SSSS SSS0 0000 0001 0010 00S0

bit hattern foldgrid color index regiangle width and height destination x and y start coord.

Command Set register

The following must be specified: ROP (bits 24-17), clipping enable (b) 1). Rits 4-2 will be different for other color depths. Bit 8 must be set to 1 to specify a mo o pattern.

Autoexecute On:

Writing to the Destination XY register (MMA50C) executes the





15.4.4.3 2D Line Draw

This command draws a two-dimensional line between two specified points on the screen. Only ROPs that do not contain a source can be used. If the ROP contains a pattern, the pattern specification will be ignored. Instead, the pattern value is forced to a 1 by the hardware, selecting the pattern foreground color. ROPs specifying only the destination (screen) and optionally a logical operation (e.g., NOT b) can be used. In this case, the line color will depend only on the current screen color. Assume x 1/1 are the starting coordinates of the requested line and x2,y2 are the ending coordinates. x1 and x2 are fixel coordinates, with 0 being the x coordinate of the first (leftmost) pixel on each line y and y2 we line coordinates, with 0 being the coordinate of the first (topmost) line.

The S3d Engine draws 2D lines from the bottom up, regardless of the requested drawing direction. Figure 15-3 shows four cases of requested lines (shown by the arroys on the gride. In Case 1, the requested drawing direction is the same as is used by the S3d Engine so the x 1 2 coordinates are used to determine the starting coordinates (XSTART, YSTART). In Case 2, the line will be drawn by the S3d Engine exactly reversed from that requested, so x2,y2 are used to determine the starting coordinates. In these and the other two cases, the small arrows outside the grid point to the starting coordinates used by the S3d Engine. The programmer must always use the end with the largest y value as the starting point.

Another complexity is illustrated by Case 1. If the line is X MACOR i.e., for a given movement along the line, the x value increases faster than the y value), the staying x value must be adjusted to the point indicated by the intersection of the dashed lines. This is a M2 pixel x direction) extension from the first pixel to be drawn. For Y MAJOR lines (Case 4), this adjustment is not required.

The parameters required to draw a line must be calculated by software and programmed into the appropriate registers. The first values that must be calculated are:

$$\Delta X = x2 - x1 \text{ or } x1 - x2$$

 $\Delta Y = y2 - y1 \text{ or } y1 - y2$

The important point is that if $x^2 - x^2 = x^2$

The parameters required are:




Figure 15-3. 2D Line Drawing Cases



X DELTA = - $(\Delta X \ll 20)/\Delta Y$ (integer divide)

This is value is programmed in MMA970 with bit 31 as the sign bit (0 = positive)

X START = (xstart << 20) - (X DELTA >> 1) for X MAJOR lines

X START = (xstart << 20) for Y MAJOR lines

This value is programmed in MMA974 with bits 31 and 30 as sign bits. The preceding describes how to determine XSTART.

Y START = YSTART

This value is programmed in MMA978_10-0. It is the y value of the first is always the largest requested y.

Y COUNT = [abs (y2 - y1)] - 1

This value is programmed in MMA97C_10-0. It is the number of scanlings to draw.

The horizontal drawing direction is specified in MMA97C 3 0 - wight to left; 1 = left to right)

The final parameters to be specified are used primarily for the case where the programmer is drawing a polyline (connected line segments) and specifies "last pixel not diagva" for one segment. This is done so that the last pixel of one segment is not drawn a second time as the first pixel of the next segment. The parameters are:

END1 = x coordinate for the last pixel to be grawn for the line (MMA96C_15-0)

END0 = x coordinate for the first pixel to be drawn for the line (MMA96C_31-0)

The both cases, the 5 most significant bits and bits and must be 0's to indicate a positive value.

The complication here is again that the 33d Engine drawing direction may not be the same as the requested direction. In Case 1 of Equir 15-3, the two directions are the same. If "last pixel off" is specified, then END0 is programmed with the x1 (requested starting x) value and END1 with x2 -1 (one less than the requested ending x to stop the line one pixel short). In Case 2, the directions are




Figure 15-4. Polyline Drawing Example



opposite. END0 is programmed with x2 +1 and END1 with x1. Thus, the S3d Engine (which starts at the requested ending x position so it can draw upward) skips the first pixel and draws the last to accommodate the reversed drawing direction. In a similar fashion, is is easy to see that for Case 3, END0 is x2 - 1 and END1 is x1. For Case 4, END0 is x1 and END1 is x2 +1.

If "last pixel off" is not requested, the END0 and END1 values are the same as described above except that 1 is not added or subtracted as appropriate. Thus, the full x values of both ends of the line are specified. This allows a horizontal line to be drawn. Normally, the X DELTA value for a horizontal line would be infinity ($\Delta Y = 0$). For this case, the programmer can specify an X DELTA of 0 and the S3d engine will use the endpoint parameters to draw the correct line.

The following programming example is for a polyline as shown in Figure The first requested segment goes up to the right with the last pixel not drawn. The second segment goes flown to the right with all pixels drawn. This first segment must be drawn first since it has the largest y value. It is drawn as described for Case 1 in Figure 15-3 except the line is X MAJOR, the Second line segment is drawn as described for Case 3. This line is neither X MAJOR or Y MAJOR so the Y MAJOR assumption should be used because it is simpler to calculate X START. Autoexecute is used so that the Command Set register does not need to be re-programmed.

 $ES:[MMA96C] \leftarrow ENDO (31-16), END1 (15-0)$

 $ES:[MMA970] \leftarrow X DELTA$

ES: $[MMA974] \leftarrow X START$

ES:[MMA978] \Leftarrow Y START (10-0)

ES:[MMA900] \Leftarrow 0001 100S SSSS SSS0 0000 0000 0010 00S

ES:[MMA97C] \Leftarrow DIR (31), Y COUNT (10-0)

ES:[MMA96C] \Leftarrow END0 (31-16), END1 (15-

ES:[MMA970] ← X DELTA

ES:[MMA974] ← X START

ES:[MMA978] ← Y START (10-0)

ES:[MMA97C] \leftarrow DIR (31), Y COUNT (10.6)

1st line segment

last pixel off for END1

; direction gradient starting x coord. for S3d Engine

starting y coord, for S3d Engine

: Command Set (autoexecute)

: draw dir and # of scanlines

; 2nd line segment

: all pixels drawn

; x direction gradient

; starting x coord. for S3d Engine

; starting y coord. for S3d Engine

; draw dir and # of scanlines

Note that with autoexecute on (b) 0 of the command Set register set to 1), a line is drawn every time MMA97C is programmed. Also note that the Command Set register has a unique address for each command type, e.g., it is at offset A900 for 2D lines while it is at A500 for BitBLTs and rectangle fills. Only the ROP (bits 24-17) and clipping (bit) are optionally specified for line draws.

To draw a disconnected in after drawing a polyline, autoexecute must first be turned off. This is done by writing to the Command Set register with bit 0 cleared to 0 and the command (bits 30-27) specified as 1111b (NOP).



15.4.4.4 2D Polygon Fill

This command is used to generate a filled polygon. Any number of edges can be drawn, but the shape must be such that any horizontal line must intersect the polygon edges in no more than two places. The exception is that any edge can be horizontal. Only ROPs that do not contain a source can be used. If the ROP contains a pattern, the pattern specification will be taken from the appropriate color or polypattern registers. ROPs specifying only the destination (screen) and optionally a logical operation (e.g., NOT D) can be used. In this case, the pixel color will depend only on the current screen color for the destination pixel.

For polygon fills, the end points of each edge segment are not explicitly specified and cannot be optionally drawn or not drawn. Drawing of the overlapping pixels is naticed automatically. Also, instead of specifying the direction of line drawing, the edge or edges to be updated are specified via bits 28 and 29 of MMAD7C. Otherwise, the parameters for each line are calculated exactly as for 2D lines.

$$\Delta X = x2 - x1 \text{ or } x1 - x2$$

 $\Delta Y = y2 - y1 \text{ or } y1 - y2$

The important point is that if $x^2 - x^1$ is used for ΔX , then $\sqrt{2}$ $\sqrt{2}$ must be used for ΔY and vice versa.

The parameters required are:

X DELTA = - $(\Delta X \ll 20)/\Delta Y$ (integer divide) - right and but edges

These values are programmed in MMAD68 and MMAD70 with bit 31 as the sign bit (0 = positive)

X START = (xstart << 20) - (X DELTA >> for MAJOR lines - right and left edges X START = (xstart << 20) for Y MAJOR lines - right and left edges

These values are programmed in MMDDC and MMAD74 with bits 31 and 30 as sign bits. The line draw discussion describes how to be termine xstar.




Figure 15-5. Polygon Fill Example

POLYFILL



This value is programmed in MMA978_10-0. It is the y value of the first scan line and is always the largest requested y.

Y COUNT = [abs (y2 - y1)] - 1

This value is programmed in MMAD78_10-0. It is the number of scanlines to draw for each edge segment.

The S3d Engine draws polygons from the bottom up as shown in the example in Figure 15.5. In the first iteration, the programmer specifies line parameters for the left and right edges and specifies that they both be updated. The first iteration also specifies the number of scantines up to the first vertex, which is on the left edge in this example. This results in the trapezoid shown in the left most example. The second iteration only specifies the second segment of the left edge, resulting in the middle example. Since the right edge does not change slope, it should not be re-specified or updated (MMAD7C_28 = 0). This speeds the drawing by eliminating the need for a recalculation for that edge. The third iteration draws the third segment of the left edge, which job is the right edge to complete the polygon as shown by the right hand example. Again, the right edge should not be re-specified or updated.

As with the bottom edge shown in the example, if the top edge is a horizontal line, that line does not have to be drawn to close the polygon.

ES:[MMAD68] ← RIGHT EDGE X DELTA ES:[MMAD6C] ← RIGHT EDGE X START ES:[MMAD70] ← LEFT EDGE X DELTA ES:[MMAD74] ← LEFT EDGE X START ES:[MMAD78] ← Y START (10-0) ES:[MMAD00] ← 0010 100S SSSS SSS9

ES:[MMAD00] ← 0010 100S SSSS SSS 0000 0000 0000 00S1 ES:[MMAD7C] ← Update Lft (29), Update Agy (28), COUNT (10-0

ES:[MMAD70] ← LEFT EDGE X DE TA ES:[MMAD74] ← LEFT EDGE X ETASY ES:[MMAD76] ← LINGS LE (20) LINGS

ES:[MMAD74]

LEFT EDGE X START

ES:[MMAD70]

LEFT EDGE

ES:[MMAD7C] ← Update Lft (29), Update Rigt (28), Y CC nes

st iteration

right edge x direction gradient; right edge starting x coord.

; left edge x direction gradient

; left edge starting x coord. ; bottommost y value

; Command Set (autoexecute)

COUNT (10-0); update edge and # of scanlines; 2nd iteration

; left edge x direction gradient ; left edge starting x coord.

te Rut (28), Y COUNT (10-0); update edge(s) and # of scanli-

; 3rd iteration

; left edge x direction gradient ; left edge starting x coord.

ES:[MMAD7C] \(\Limin \) Lin (29) Up ate Rgt (28), Y COUNT (10-0); update edge and # of scanlines

Note that with autoexecute on (bit 0 of the Command Set register set to 1), a trapezoid fill is executed every time MMAD7C programmed. Also note that the Command Set register has a unique address for each command types on it is at offset AD00 for 2D polygon fills while it is at A500 for BitBLTs and rectangle fills and A900 for 2D lines. Only the ROP (bits 24-17) and clipping (bit 1) are optionally specified for polygon fills.



15.4.5 3D Graphics Drawing

The S3d Engine accelerates the drawing of 3D lines and triangles. Texturing of 3D triangles and fogging and alpha blending of both 3D lines and 3D triangles is also supported. This section describes the basic 3D drawing capabilities and the register values required to generate the desired image. Programming code is quite complex for 3D operations and will be provided by S3 to customers desiring to create custom drivers.

15.4.5.1 3D Line Drawing

3D line drawing is very similar to 2D line drawing except:

- There is a third (Z) dimension, with increasing values going away from the viewer (into the screen). Like the X value, this is specified in fractional coordinates. (The Y value is always an integer number of scan lines.) The registers associated with this dimension are 3dZ and 3ZStart and are used only when Z-buffering is desired
- There are 4 color coordinates for the start of the line and associated color deltas. The color values are Alpha (transparency/opacity factor), Red, Seemand Blue) These are all expressed as fractional values. The registers associated with these colors are 3dGdY dBdY and 3dAdY_dRdY (deltas) and 3GS_BS and 3AS_RS (starts

15.4.5.2 3D Triangle Drawing

Figure 15.6 represents a typical triangle down into the trans buffer. The grid represents pixel coordinates, i.e., each intersection is the location of one pixel. The origin of the grid is at the top left (0,0), with the X dimension increasing to the Naht and the Y dimension increasing downward. The specified triangle does not have to start or end on a pixel coordinate, as illustrated in the figure.


Vertices 0 through 2 of the triangle to be drawn are numbered by decreasing Y value, i.e., from bottom to top. The triangle is always rendered from bottom to top, starting at the first scan line at or above the starting (bottom) vertex and enough at the last scan line at or below the ending (top) vertex. The location of the 02 side (largest Y dimension) determines the horizontal rendering direction. For a triangle as shown in Figure 15.6, with the to side on the left, rendering must be done from left to right. This is specified by setting bit 31 of MMB517C to 1. If the triangle in Figure 15.6 is flipped horizontally so the 02 side is on the right the rendering direction must be specified as from right to left. This is done by clearing bit 37 of MM 12 to 0.

As many as 43 registers may be levaired to completely specify the rendering of one 3D triangle with be registers are described in Section 20. Figure 15.6 helps to explain the relevance texturing applied The of most of these registers.

The following registers are associated with point A.

Spatial Dimensions (Point A)	Color Dimensions (Point A)	Texture Dimensions (Point A)
TXStart02	TGS_BS	TDS
TYStart	TAS_RS	TUS
TZS02		TVS
		TWS





The following registers are associated with the Y axis and side 02. Note that the Y component of side 02 (B in Figure 15.6), a ways determines the number of scan lines required to render the triangle.

Spatial Dimensions	(V axis	Color Dimensions (Y axis)	Texture Dimensions (Y axis)
TdXdY02 TdZdY TY01_Y12		TdGdY_dBdY TdAdY_dRdY	TdDdY TdUdY TdVdY TdWdY

The TXEnd01 register is associated with point C in Figure 15.6.



The following registers are associated with the X axis and side 01. Note that the X component of side 01 (D in Figure 15.6), is always the maximum width of the rendered triangle.

Spatial Dimensions (X axis)	Color Dimensions (X axis)	Texture Dimensj <i>o</i> gs (X axis)		
TdXdY01 TdZdX	TdGdX_dBdX TdAdX_dRdX	TdDdX TdUdX TdVdX TdVdX TdWdX		

The TXEnd12 register is associated with point E in Figure 15.6.

The TdXdY12 register is associated with side 12 (F in Figure 15.6).

The TbU and TbV registers contain the common offset values for the U and V texture Immensions, i.e., these values are added to all U and V specifications.

Triangles can be drawn with perspective correction (bits 30-27 of the Command Set register = 0101 or 0110). Perspective correction uses the W parameters. In addition, the Mand V parameters have different bit codings when perspective correction is specified than then it is not. These are explained in the register descriptions. Using automatic perspective correction will normally cause some decrease in performance, but can in some circumstances provide graphatic occases in picture quality.

15.4.6 Z-Buffering

Z-buffering allows the programmer to eliminate endering of hidden lines and surfaces. It is enabled when bits 25-24 of the Command Set register are 10b and bits 22-20 of the Command Set register are not 000b. Use of z-buffering requires that space be allocated in video memory for the z-buffer. The starting location is specified in the Z_BASD register. For each graphics pixel, the z-buffer contains a corresponding 16 bits of depth information Bits 22-20 of the Command Set register specify the relational operator used to compare the z-value of the source pixel with its corresponding z-buffer value, as follow:

000 = Z compare never passes

001 = Pass if Zs > Zzb 010 = Pass if Zs = Zzb

011 = Pass if Zs ≥ Zzb

100 = Pass if Zs < Zzb

101 = Pass if Zs ≠ Zzb

110 = Pass if Zs ≤ Zzb

111 = Z compare always basses

For example, a setting of 10 means that the source pixel will replace the current pixel in video memory only if its source z value is less than the corresponding z-buffer value. This is the normal comparison, as it allows the pixel closer to the viewer to be drawn. If bit 23 of the Command Set register is set to 1, the source pixel zuclus will replace the current z-buffer value. If bit 23 of the Command Set register is cleared to 0, the z-buffer value remains unchanged.

The z-buffer comparison occurs before any of the pixel coloring operations described below. If the z comparison fails, no further coloring operations will be done on that pixel. Similarly, if the operator is set to never pass, z-buffering is effectively disabled. This can improve performance.



15.4.7 MUX Buffering

Z-buffering requires 16 bits of video memory storage for each displayable pixel. If insufficient memory is available, MUX buffering may allow z-buffering to be performed. With MUX buffering, the active frame buffer area (draw buffer) is alternately programmed with z-buffer values and pixel colors. This requires that all the primitives (lines and triangles) of the scene be rendered twice, which decreases performance. Otherwise, MUX buffering produces the effects as normal z-buffering.

MUX buffering can only be used when the destination format is 16 bits/pixel and no sloha blending is to be performed (bit 19 of the Command Set register = 0). When the destination format is 46 bits/pixel, bit 15 = 1 indicates the word contains a z value and bit 15 = 0 indicates the word contains an RGB555 value.

With MUX buffering, double buffering should be used so that the z-buffering can be done in the inactive (back) buffer. See the Streams Processor section for an explanation of double buffering. Z-buffering is enabled as explained in the previous section except that bit 23 of the Command Set register must be set to 1 so that the source pixel z value will replace the current z-buffer value. As a final setup step, the entire buffer must be written with either a solid color or a prerended bitmap. This sets the z bit of each word to 0, indicating that colors are stored.

On the first pass, bits 25-24 of the Command Set register are programmed to 01b to specify the z-buffer pass. The S3d Engine interpolates only the z values of the the source primitive (line or triangle). For each source pixel, if the corresponding destination pixel is a color for 15 = 0), the source z value replaces the destination color. For the first primitive to be drawn for the scene, the source pixels (z values) will replace all the corresponding destination pixels (colors because of the initialization to colors. For subsequent primitives for the scene, the source pixel has or may not replace the destination pixel. It will always replace it if the destination is a color, but if the destination is a z-value, it will only replace it if the z comparison passes. At the end of this pass, all pixels corresponding to primitives are set to z values. All other pixels retain the initialization color values.

For the second pass, bits 25-24 of the command Sevregister are programmed to 10b to specify the draw buffer pass. The S3d Engine again interpolates the z values for all source primitives. If the destination pixel is a color, that pixel color is left unchanged. If the destination pixel is a z value, the source z value is compared with the destination z value. If they are equal, the source color is computed and that color value replaces the destination z value. At the end of this pass, all pixels in the buffer contain color values. The lauffer is then switched to the front (active) and is used for the next screen refresh.

15.4.8 3D Pixel Color Generation

Pixel color generation for 3D grawing occurs in a series of steps as depicted in Figure 15-7. The first of these, calculate the source pixel color, has been explained in the 3D line and triangle drawing sections above. The remaining steps are:

- 1. Filter If texturing is enabled for a 3D triangle, two, four or eight texels (texture pixel) from the texture map can be filtered (interpolated) to generate a texture color to be mixed with the source color in step 3 or a code to be used in the next step.
- Generate For certain applications, textures can be stored in a compact colorless mode (Blend4).
 This step generates a texture color based on the compact coding, which may or may not be the output of filtering from the previous step. This color is used in the next step.



- 3. Light - If a lit texture triangle is specified, the source pixel color is mixed with the texel color to generate a color which can optionally be fogged or alpha blended.
- Fog Also called depth cueing. As shown in Figure 15-7, the input can either be the source pixel 4. color or the result of the filter/generate steps.
- Alpha Blend The source pixel color or the output of the fogging step (which may be disabled) 5. is blended with the destination pixel color in video memory. This can produce a transparency effect.

Each of these steps is explained in more detail in the following sections.

15.4.8.1 Texture Filtering

Textures are stored in off-screen video memory at a location specified on MNB42C. The integer components of the U and V parameters generate the memory and size for each texture element, which is called a texel. The fractional part of the U and V parameters are used in the filter stage for interpolation between texel colors. The texture color format is specified in bits 7-5 of the Command Set register and can be one of the following:




Figure 15-7. Pixel Coloring



The texture can be a single rectangular pattern or a mipmap. A mipmap contains multiple versions of the same texture, each at successively lower resolutions (1/2, 1/4, 1/8, etc.). The size of the largest mipmap level (level 0) must be specified via bits 11-8 of the Command Set register. The integer part of the D parameter points to the mipmap level to be used for the texture. The fractional part of the D parameter is used for filtering of colors between mipmap levels.

A variety of filter modes are provided via bits 14-12 of the Command Set register as follows

000 = M1TPP (MIP_NEAREST)

001 = M2TPP (LINEAR_MIP_NEAREST)

010 = M4TPP (MIP_LINEAR)

011 = M8TPP (LINEAR_MIP_LINEAR)

100 = 1TPP (NEAREST)

101 = V2TPP (used for YU/YV video format)

110 = 4TPP (LINEAR)

110 = Reserved

Modes starting with M are mipmapped. Those without have a single extore level XTPP means X texels are interpolated per source pixel. Figure 15-8 demonstrates the effect of the 011 setting (M8TPP). The U,V and D parameters point to the texture map location indicated by the black dot at F. To generate the color for this location, the four nearest pixels in mipmap level D (1-4) are interpolated to generate the color indicated by the top medium gray dot (I1). The four nearest pixels in mipmap level D + 1 (5-8) are interpolated to generate the color indicated by the bettom recolum gray dot (I2). The colors at I1 and I2 are then interpolated to produce the final color at F

If M1TPP or 1TPP is selected, the texel nearest to the programmed texture location is chosen to provide the texture color. For M2TPP, the color is interpolated between the nearest texels from 2 mipmap levels (e.g., texels 1 and 5 in Figure 15-8). For M4TPP, texels 1, 2, 3 and 4 are interpolated. For V2TPP, which is used only for YUV data, texels 1 and 3 are interpolated.




Figure 15-8. Texture Filtering



Filtering of 8 bits/pixel palettized data produces uncertain results. Palettized texel colors can be used if the filter mode is M1TPP or 1TPP (only one texel is used to generate the color) and the texture blending mode (lighting) is specified as decal. This means the texel color replaces the source pixel color (no mixing). Because the color is now palettized, it cannot be texture lit, fogged or alpha blanded.

15.4.8.2 Generation

ViRGE provides several compact texture storage modes, called Blend4 (high and low highler and Alpha4/Blend4. Blend4 uses 4 bits to define the color for each texel. These bits can be weither the high or low nibble of each byte, allowing the programmer to locate texels from two different textures in a single byte. Alpha4/Blend4 has 4 bits of Alpha coding and 4 bits of RGB coling in each byte.

Blend4 is useful for textures with a narrow range of colors, such as gress. The Wait value is an interpolation factor between two RGB colors defined in the Color (MMB4P8) and Color1 (MMB4FC) registers.

Alpha4/Blend4 is useful for textures with a limited range of colors and transparency, such as a cloudy sky. In this case, there are a few shades of blue-white, with whiter dougs being more opaque than bluer sky. Alpha blending is explained below.

Generation of colors for Blend4 modes occurs after the filter phase. Therefore it is possible to filter multiple Blend4 texels to produce a composite color interpolation factor to be used in the generate phase. The results of this might be hard to predict the filter phase can be bypassed by selecting a 1TPP filter mode.

15.4.8.3 Lighting

Lighting is the blending of the texel color with the source pixel color. As seen in Figure 15-7, it is used only when a lit triangle is specified in oits 32-27 of the Command Set register. Bits 16-15 of the Command Set register specify the clending modes as follows:

00 = Complex reflection

01 = Modulate

10 = Decal

11 = Reserved

Complex reflection ands the formalized, 0 = black and 1 = white) texel and pixel colors, with a maximum value of 1. This lighters the pixel.

Modulate multiplies the normalized color values. This results in a smaller value (darker pixel). The programmer may need to compensate for this darkening effect.

Decal replaces the source pixel color with the texel color, essentially overlaying the texture on the scene. This is the only mode that can be used with palettized data.

If the texture map is smaller than the area to be textured, texture wrapping can be turned on via bit 26 of the Command Set register. This allows the texture to be tiled across the scene. If texture wrapping is disabled and and the texture map is smaller than the area to be textured, the texel color is taken from the Texture Border Color register (MMB4F0) for all pixels beyond the texture.



15.4.8.4 Fogging

Fogging is enabled via bit 17 of the Command Set register. This operation uses the pixel's alpha value to interpolate between the pixel color at this stage of the coloring process (see Figure 75.7) and a fog color specified in MMB(0/4)F4. If the alpha value corresponds to the distance from the viewer, this is called depth cueing. If fogging is being done, source alpha cannot be specified for alpha alending it. a, bits 19-18 of the Command set register cannot be 11b).

15.4.8.5 Alpha Blending

Alpha blending blends the pixel color at this stage of coloring (see Figure 157) with the color of the corresponding pixel in the draw buffer. It is enabled via bits 19-18 of the Command Satve ister. If these bits are 10b, the texture alpha is used for the interpolation factor. The exture alpha is actually the alpha for the pixel at this stage of the coloring and not a texel alpha. If the 19-18 are 11b, the source alpha is used for the interpolation factor. This is the original pixel alpha before texturing.

Alpha blending is used for transparency effects. The smaller the value of alpha, the more the destination color will dominate the final color (or higher transparency) to be effective primitives must be drawn in order of increasing transparency, i.e., decreasing alpha.





15.5 PROGRAMMABLE HARDWARE CURSOR

A programmable cursor is supported which is compatible with the Microsoft Windows (bit 4 of CR55 = 0) and X11 (bit 4 of CR55 = 1) cursor definitions. The cursor size is 64 pixels wide by A pixels high, with the cursor pattern stored in an off-screen area of display memory. Two monochrame images 64 bits wide by 64 bits high (512 bytes per image) define the cursor shape. The first bit image is an ANO mask and the second bit image is an XOR mask. The following is the truth table for the cursor wisplay logic.

AND Bit	XOR Bit	Displayed (Microsoft Windows)	Displayed (KTt)
0	0	Cursor Background Color	Current Screen Pixel
0	1	Cursor Foreground Color	Current Screen Pixel
1	0	Current Screen Pixel	Cursor Background Coor
1	1	NOT Current Screen Pixel	Curso Foreground Color

The hardware cursor color is taken from the Hardware Graphics Cursor Foreground Stack (CR4A) and the Hardware Graphics Cursor Background Stack (CR4B) registers. Each of these is a stack of three 8-bit registers. The stack pointers are reset to 0 by reading the hardware Graphics Cursor Mode register (CR45). The color value is then programmed by consecutive writes low byte, second byte, third byte) to the appropriate (foreground or background) register

Enabling/Disabling the Cursor

The hardware cursor is disabled when a VGA-compatible mode is in use. It can be enabled or disabled when in Enhanced mode (bit 0 of MM8508 = 1), as follows

CR39 ← A0H

CR45 0 ← 1

CR45 0 ← 0

CR39 ← 00H

stèm Loutrol registers

e hardware cursor hai ware cursor

Control registers

Positioning the Cursor

The cursor can be positioned at any point on the display, with the X,Y coordinates ranging from 0 to 2047. This enables the full cursor images to be displayed on the screen and partial cursor images to be displayed at the right edge and the boxom edge of the screen. The cursor offset OX,OY has to be set to 0,0 for a 1024x768 resolution If X is > (1024 - 64) or Y is > (768 - 64), then a partial cursor is visible at the right edge or too eagle of the screen respectively. Note that if Y \geq 768 then the cursor is not visible; it is residing in the offisheren area.

A partial cursor/mage can be displayed at the left edge or the top edge of the screen. To enable partial cursor display at the top edge of the screen, Y is set to 0 and the Y offset register is set to OY (range from 0 to 63). This displays the bottom 64-OY rows of the cursor image at the currently set X position and the top edge of the screen. Similarly, a partial cursor can be displayed at the left edge of the screen by setting X to and the X offset register to OX (range from 0 to 63). This displays the right 64-OX columns of the corsor image at the currently set X and the left edge of the screen. The following pseudocode illustrates cursor positioning.

CR39 ← A0H

CR46 10-8 \Leftarrow MS 3 bits of X cursor position

 $CR47_7-0 \Leftarrow LS 8 bits of X cursor position$

; Unlock System Control registers



CR48_10-8 ← MS 3 bits of Y cursor position

 $CR49_7-0 \Leftarrow LS 8 bits of Y cursor position$

CR4E_5-0 ← Cursor Offset X position

CR4F_5-0 ← Cursor Offset Y position

CR39 ← 00H

; Lock System Control registers

The cursor position is updated by the hardware once each frame. Therefore, the programme should ensure that the position is re-programmed no more than once for each vertical sync period.

Programming the Cursor Shape

The AND and the XOR cursor image bitmaps are 512 bytes each. These bitmaps are word interleaved in a contiguous area of display memory, i.e., AND word 0, XOR word 0, AND word 1 ... AND word 255, XOR word 255. The starting location must be on a 1624-byte boundary. This location is programmed into the Hardware Graphics Cursor Start Address registers (CR4C and CR4D) as follows:

CR39 ← A0H : Unloc

; Unlock System Control registers

CR4C_5-8 ← MS 4 bits of the cursor storage start 1024-byte segment

CR4D ← LS 8 bits of the cursor storage start 1024-byte segment

CR39 ← 0

; Lock System Control register

The value programmed is the 1024-byte segment of display menon at which the beginning of the hardware cursor bit pattern is located. For example, for an 800x88 mode on a 1 MByte system, there are 1024 1K segments. Programming CR4C__11-8 with 3k and CR4D with FEH specifies the starting location as the 1022nd (0-based) 1K segment. The cursor pattern is programmed (using linear addressing) at FF800H offset from the base approximately of the transport of the transp

Note

If the cursor is not 64 bits by 64 bits, the given images should be padded to make the cursor image 64 bits by 64 bits. The padded area should be place transparent by padding the extra AND mask bits with '1's and the extra XOR bits by '0's





15.6 BUS MASTER DMA

For PCI systems, ViRGE provides bus master DMA capabilities. There are two independent DMA channels. One handles transfers of video data to video memory or an MPEG decoder and from video memory to system memory. The other is used to transfer command and parameter of image data to the S3d Engine.

15.6.1 Video/Graphics DMA Transfers

These transfers are enabled by setting MM8580_0 to 1. If MM8580_1 = 1, date transferred from system memory to the LPB output FIFO. This can be compressed video data for transfer to an NPEG decoder or de-compressed software MPEG data to be written to video memory with optional decimation. See the LPB section for the appropriate register settings for each type of transfer. For either case, the starting address in system memory for the data to be transferred is programmed in MiM8580 61-2 (doubleword aligned). The number of doublewords to transfer -1 is programmed in MM8584 23-2.

If MM8580_1 = 0, data is transferred from video memory to system memory. The starting address in video memory is programmed in MM8220_21-3 (quadword aligned). The line width in quadwords is programmed in MM8224_27-19 and the line stride in quadwords is programmed in MM8224_11-3. The destination starting address in system memory is programmed in MM8580_31-2 (doubleword aligned). The number of doublewords to transfer -1 is programmed in MM5584, 23-2.

15.6.2 S3d Engine Command/Parameter/Image Data/DMA Transfers

The type of transfer requires establishment locked include buffer in system memory. MM8590_1 defines this buffer as being 4 or 64 KB tes. The base address for the buffer is programmed in MM8590_31-12 (32K) or 31-16 (64K). S3# Engine MM8 are enabled by setting MM8590_0 to 1.

The DMA write and read pointer registers (MMS984 and MM8988) are initialized to all 0's. The transfer sequence begins with the CPU writing some amount of data to the buffer. This data is derived from the parameter blocks passed to the driver by the application via the programming interface. In general, the transfer should include one of more complete command/parameter/data blocks. After this data is written to the buffer, the next effect address in the frame buffer is programmed into the DMA write pointer field (MM8984_15-1) and MM898 16 is set to 1 to indicate that the write pointer has been updated. When the write pointer is ahead of the read pointer (MM8598_15-0), DMA transfers to the S3d Engine begin. The write pointer update bit (MM8984_16) is immediately cleared to 0 by the hardware and the read pointer held is automatically updated as each doubleword transfer to the S3d Engine is made. DMA transfers will continue as long as the write pointer is ahead of the read pointer. They stop when the read pointer equals the write pointer.

Additional data can be written to the buffer at any time, starting at the current write pointer address. Wrapping of the writer when the end of the buffer is reached is handled by the programmer. Before writing additional data to the buffer, the programmer must first read the read pointer to determine how much space is available in the buffer. If this is not done, the write data could wrap and overwrite good data before it is read from the buffer.



Each update of the circular buffer must start with a doubleword header that defines what is to follow. The format of this header is:

Bit(s)	Description	
15-0	Number of doublewords to transfer	
29-16	Most significant 14 bits of the least significant 16 bits of the offset o to be programmed	f the first \$3d legister
30	Reserved	
31	Data type (0 = register data, 1 = image data)	

If image data is being transferred (a BitBLT with the CPU as the source) and bits 15-0 need be programmed.

This capability allows updating of multiple S3d registers in one DM coelection. For example, defining a color pattern with an 8 bits/pixel color depth requires that all registers from A100H to A13CH be programmed. Thus, bits 15-0 would be programmed with 16 (decimal). The most significant 14 bits of A100H (dropping the two low-order 0's) are programmed into bite 28-16. Bit 3Y is cleared to 0.

ands contain "holes" (no register). The The parameter register address ranges for some of the com programmer can either send a new header for each contiguous egister sequence or program garbage in the doublewords corresponding to the holes. For example, the less a single doubleword gap between the 3AS_RS parameter register for a 3D line and the 3AZ parameter register. This is probably best handled by the "garbage" technique.





Section 16: VGA Standard Register Descriptions

In the following register descriptions, 'U' stands for undefined or unused and 'R' stands for reserved (write = 0, read = U). A question mark in an address stands for a headerchinal value of either 'B' or 'D'. If bit 0 of the Miscellaneous Output Register (3C2H, Write) is set to 1, the address is based at 3DxH for color emulation. If this bit is reset to 0, the address is based at 3BxH for monoclyrome emulation.

See Appendix A for a table listing each register in this section and its page number.

16.1 GENERAL REGISTERS

This section describes general input status and output control registers.

Miscellaneous Output Register (MISC)

Write Only Read Only Address: 8C2H Address: 32CH

Power-On Default: 00H

This register controls miscellane ous obtout signals. A hardware reset sets all bits to zero.

7	6	5	4	3	W	1	0
			\sim	8TK	SEL	ENB	IOA
VSP	HSP	PGSL/	=0	Λ	0	RAM	SEL

Bit 0 IOA SEA - NO Address Select

0 = Monochrome emulation. Address based at 3Bx

1 Color angulation. Address based at 3Dx

Bit 1 ENR RAM | Enable CPU Display Memory Access

> Disable access of the display memory from the CPU

1 = Soable access of the display memory from the CPU



Bits 3-2 Clock Select - Select the Video Clock Frequency

00 = Selects 25.175 MHz DCLK for 640 horizontal pixels

01 = Selects 28.322 MHz DCLK for 720 horizontal pixels

10 = Reserved

11 = Enables loading of DCLK PLL parameters in SR12 and SR13.

A setting of either 00b or 01b causes the appropriate values to be program the DCLK PLL registers if bit 1 of SR15 is set to 1.

Bit 4 Reserved = 0

Bit 5 PGSL -Select High 64K Page

0 = Select the low 64K page of memory

1 = Select the high 64K page of memory

Bit 6 HSP - Select Negative Horizontal Sync Pulse

0 = Select a positive horizontal retrace sync pulse

1 = Select a negative horizontal retrace sync py

Bit 7 VSP - Select Negative Vertical Sync Pulse

0 = Select a positive vertical retrace sync oul

1 = Select a negative vertical retrace sync puls

Feature Control Register (FCR_WT, FCR_AD)

Write Only

Address: 3?A

Read Only

Address: 30

Power-On Default: 00H

7	6	5	4	Â	V2		7	V	0
= 0	= 0	= 0	= 0	K SS A	=(6	=	0	. = 0

Bits 2-0 Reserved = 0

Bit 3 VSSL - Vertical Sync Type Select
0 = Engole normal vertical sync output to the monitor

ertical syncyoutput is the logical OR of 'vertical sync' and 'vertical active

Histolay enable (an internal signal)

Bits 7-4



Input Status 0 Register (STATUS_0)

Read Only

Address: 3C2H

Power-On Default: Undefined

This register indicates the status of the VGA adapter.

7	6	5	4	3	2	1	0
CRT			MON				
INTPE	= 0	= 0	SENS	= 0	= 0	= 0	= 0

Bits 3-0 Reserved = 0

Bit 4 MON SENS - Monitor Sense Status

0 = The internal SENSE signal is a logical 0

1 = The internal SENSE signal is a logical 1

Bits 6-5 Reserved = 0

Bit 7 CRT INTPE - CRT Interrupt Status

0 = Vertical retrace interrupt cleared

1 = Vertical retrace interrupt pending

See Section 12.7 for an explanation of interrupt generation.



Read Only

Address: 3?A

Power-On Default: Undefined

This register indicates video sync limits and video wraparound.

7	6	5	4	13	3	1	0
		TST	VDT		7		
= 0	= 0	1/	0	N SY	= 1	LPF	DTM

Bit 0 DIM - Display-Mode Inactive

Five display is in the display mode.

1 The display is not in the display mode. Either the horizontal or vertical retrace period is active

Bit 1 Reserved = 0

Bit 2 Reserved = 1

Bit 3 VSY - Vertical Sync Active

0 = Display is in the display mode

1 = Display is in the vertical retrace mode



Bits 5-4 TST-VDT - Video Signal Test

Video Data Feedback 1,0. These bits are feedback video signals to do read back tests. These bits are selectively connected to two of the eight color outputs of the attribute controller. Bits 5 and 4 of the color plane enable register (AR12) control the multi-

plexer for this video output observation.

Bits 7-6 Reserved = 0

Video Subsystem Enable Register

Read/Write

Address: 3C3H

Power-On Default: 00H

7	6	5	4	3	2	1	0
•							VGA
R	R	R	R	R	R	R	ENB/

Bit 0 VGA ENB - VGA Enable

0 = VGA display disabled

1 = VGA display enabled





16.2 SEQUENCER REGISTERS

The sequencer registers are located at two-byte address spaces. These registers are accessed by first writing the data to the index register of the sequencer at I/O address 3C4H and then writing to or reading from the data register at 3C5H.

Sequencer Index Register (SEQX)

Read/Write

Address: 3C4H

Power-On Default: Undefined

This register is loaded with a binary value that indexes the sequence register for read write data. This value is referred to as the "Index Number" of the SR register in this document.

7	6	5	4	3	2	1	0
R	R	R		SEC	ADDR	ESS	

Bits 4-0 SEQ ADDRESS - Sequencer Register Index
A binary value indexing the register where data is to be accessed.

Bits 7-5 Reserved


Sequencer Data Register (SEQ DATA)

Read/Write

Address: 325h

Power-On Default: Undefined

This register is the data port for the selden be register indexed by the Sequencer Index register (3C4H).



Bit 7-0 SEQ DATA - Sequencer Register Data

Deta to the sequencer register indexed by the sequencer address index.



Reset Register (RST_SYNC) (SR0)

Read/Write

Address: 3C5H, Index 00H

Power-On Default: 00H

7_	6	5	4	3	2	1	0
						SYN	ASY RST
= 0	= 0	= 0	= 0	= 0	= 0	RST	RST

Bit 0 ASY RST - Asynchronous Reset

This bit is for VGA software compatibility only. It has no function for WGGE

Bit 1 SYN RST - Synchronous Reset

This bit is for VGA software compatibility only that no function for ViRGE.

Bits 7-2 Reserved = 0

Clocking Mode Register (CLK_MODE) (SR1)

Read/Write

Address: 3C5H, Index TH

Power-On Default: 00H

This register controls the operation mode of do lock and character clock.

7	6	5	4	3/			$\sqrt{1}$	1	0
= 0	= 0	SCRN	SHF 4	26	V	IF/		\mathbf{V}	8DC

Bit 0 8DC - 8 Dot Clock Select

0 = Character clocks 9 dots wide are generated

1 = Character clasks 8 dots wide are generated

Bit 1 Reserved = 0

Bit 2 SHF LD Load-Serializers Every Second Character Clock

0 - Load the video serializer every character clock

Load the video serializers every other character clock

Bit 3 DCK 1/2 - Internal character clock = 1/2 DCLK

0 = Set the internal character clock to the same frequency as DCLK

1 = Set the internal character clock to 1/2 the frequency of DCLK

Bit 4 SHF 4 - Load Serializers Every Fourth Character Clock

0 = Load the serializers every character clock cycle

1 = Load the serializers every fourth character clock cycle



Bit 5 SCRN OFF - Screen Off

0 = Screen is turned on.

1 = Screen is turned off

Bit 7-6 Reserved = 0

Enable Write Plane Register (EN_WT_PL) (SR2)

Read/Write

Address: 3C5H, Index 02H

Power-On Default: 00H

This register selects write protection or write permission for CPU write acc o memory.

7	6	5	4	3	2	. 1	0
= 0	= 0	= 0	= 0		EN.V	√T.PL.	

Bits 3-0 EN.WT.PL - Enable Write to a Plane

0 = Disables writing into the corresponding plans
1 = Enables the CPU to write to the corresponding

colo) plane







Character Font Select Register (CH_FONT_SL) (SR3)

Read/Write

Address: 3C5H, Index 03H

Power-On Default: 00H

7	6	5	4	3	2	1	0
		SLA	SLB	SLA		SI	_B
= 0	= 0	2	2	1	0	1	0

In text modes, bit 3 of the attribute byte normally turns the foreground intensity on or off. Nots bit can be redefined to be a switch between two character sets. The switch is enabled when there is a difference between the value of character font select A and character font select B boits. Mentory Mode (SR4) register bit 1 = 1 (extended memory) enables all bits of this function otherwise character fonts 0 and 4 are available. 256 KBytes of video memory support 8 character sets. This register is reset to 0 asynchronously during a system reset.

Bits 4, 1-0 SLB - Select Font B

This value selects the portion of plane 2 used to generate text character fonts when bit 3 of the attribute byte is a logical 1, according to the following table:

Bits 4,1,0	Font Table Location		Bits 4, 1,0	Fant Table Location
000	First 8K of plane 2		198	Segong 8K of plane 2
001	Third 8K of plane 2		101	Pougen 8K of plane 2
010	Fifth 8K of plane 2		110	Sixth 8K of plane 2
011	Seventh 8K of plane 2	N	111)	Eighth 8K of plane 2

Bits 5, 3-2 SLA - Select Font A

This value selects the portion of plane 2 used to generate text character fonts when bit 3 of attribute byte is a logical 0, according to the same table as the character font select A.

Bits 7-6 Reserved = 0



Memory Mode Control Register (MEM_MODE) (SR4)


Read/Write

Address: 3C5H, Index 04H

Power-On Default: 00H

This register controls CPU memory addressing mode.

7	6	5	4	3	2	1	0
				CHN	SEQ	EXT	
= 0	= 0	= 0	= 0	4M	MODE	MEM	= 0



Bit 1 EXT MEM - Extended Memory Access

0 = Memory access restricted to 16/32 KBytes

1 = Allows complete memory access to 256 KBytes. Required for VGA

Bit 2 SEQ MODE - Sequential Addressing Mode

This bit affects only CPU write data accesses into video memory. Bit 3 of this register must be 0 for this bit to be effective.

- 0 = Enables the odd/even addressing mode. Even addresses access planes 0 and 2. Odd addresses access planes 1 and 3
- 1 = Directs the system to use a sequential addressing mode

Bit 3 CHN 4M - Select Chain 4 Mode

- 0 = Enables odd/even mode
- 1 = Chain 4 Mode. This bit selects modulo 4 addressing for CPU access to display memory. A logical 1 directs the two lower order bits of the CPU address used to select the plane in video memory to be accessed as follows:

A1	A0	Plane Selected
0_	0	1111
0	1	
1	0	2
1		11 /2





Unlock Extended Sequencer Register (UNLK_EXSR) (SR8)

Read/Write

Address: 3C5H, Index 08H

Power-On Default: 00H

Loading xxxx0110b (e.g., 06H) unlocks accessing of all the S3 extensions (SR9 - SR1C) to the standard VGA Sequencer register set. (x = don't care).

7	6	5	4	3	2	1	0
R	R	R	R	=0	=1	=1	=0

Extended Sequencer 9 Register (SR9)

Read/Write

Address: 3C5H, Index 09H

Power-On Default: 00H

7	6	5	4	3	2	1	1
MMIO-							//
ONLY	R	R	R	R	R	R 🗸	A

Bits 6-0 Reserved

Bit 7 MMIO-ONLY - Memory-mapped I/O register access only 0 = When MMIO is enabled both programmed I/O and memory-mapped I/O register accesses are allowed

1 = When MMIO is enabled mapped I/O register accesses are allowed

Extended Sequencer A Register (SRA

Read/Write

Power-On Default: 00H

ndex 0AH Address:

7	6	5		4	1	3)	2	1	0
2	P50	PD-	1						
MCLK	SEL	MIN	N	R	١.	/R	R	R	R _



Bit 5 PD-NTRI - PD[63:0] Not Tri-stated

0 = PD[63:0] tri-stated

1 = PD[63:0] not tri-stated

The default value of 0 reduces power consumption. The pins are enabled for output only as needed. Note that output pads for PD[63:29] also latch the most recent output state.

Bit 6 P50 SEL - Pin 50 Function Select

- 0 = If bit 2 of CR36 is set to 1 to indicate fast page memory, pi 50 outsits a signal equivalent to OEO (fast page) or OE1 (EDO). This setting should always be used with 1- or 2-MByte memory configurations. With this setting and EDO memory, the OE1 output is held high whenever Trio64-compatible VAFC (eature connector operation is enabled (SRD_1 = 0). This disables output to the multiplexed PD lines.
- 1 = Pin 50 outputs RAS1 for either fast page or EDD memory. This setting should always (and only) be used for 4-MByte configurations. Thio compatible VAFC feature connector operation cannot be used with this setting and should never be enabled.

Bit 7 2MCLK - 2 MCLK CPU writes to memory

0 = 3 MCLK memory writes

1 = 2 MCLK memory writes

Setting this bit to 1 improves performance for systems using an MCLK less than 57 MHz. For MCLK frequencies between 55 and 57 MHz, bit 7 of SR15 should also be set to 1 if linear addressing is being used.

Extended Sequencer B Register (SRE

Read/Write Power-On Default: 00H Address: 3C5H, Index 0BH

7 6 5 3 1 0

ALT COLOR MODE R R VCLKI VCLKI

Bit 0 DOT = VCLKI - Dot clock = VCLKI

B = Use internal dot clock

I FUse VSLKI input for all internal dot clock functions

This bit is used for S3 test purposes only.

Bit 1 VAEC VOLKI - Use VCLKI input with VAFC

0 = Pixel data from pass-through feature connector latched by incoming VCLK

1 = Pixel data from VAFC latched by VCLKI input

Bits 3-2 Reserved



Bits 7-4 ALT COLOR MODE - Color Mode for feature connector input

0000 = Mode 0: 8-bit color, 1 pixel/VCLK

0001 = Mode 8: 8-bit color, 2 pixels/VCLK

0011 = Mode 9: 15-bit color, 1 pixel/VCLK

0101 = Mode 10: 16-bit color, 1 pixel/VCLK

0111 = Reserved

1101 = Mode 13: 24-bit color, 1 pixel/VCLK

All other mode values are reserved. Setting mode 0001 (clock doubled mode) also re quires that either bit 4 or bit 6 of SR15 be set to 1 and that bit 7 of SR16 be set to 1. Clock doubling cannot be used with the Streams Processor active.

Extended Sequencer D Register (SRD)

Read/Write

Address: 3C5H, Index 0DH

Power-On Default: 00H

This register provides feature connector control and also provides independent control of the HSYNC and VSYNC signals, therefore supporting the VESA DRMS (Display Power Management Control) standard.

	7	6	5	4	3	2		10/
Г	VSY	-CTL	HSY-CTL		R	R	120	AN-
L	_1	0	1	0			PEAT_	LEXX

Bit 0 EN-FEAT - Enable Feature Connect

0 = ENFEAT (pin 151) is high WOLK, NO and VSYNC are outputs.

1 = ENFEAT (pin 151) is (ow. The direction of VCLK is controlled by EVCLK and the direction of BLANK, HSYNC and VSYNC is controlled by ESYNC. In both cases, assertion (low) specifies an input and a logic high specifies an output.

This bit is set to 1 to drive bin 51 with a logic 0. This enables the feature connector buffers required when the 1064-compatible VAFC feature connector is enabled for memory configuration of 2 MBytes or larger.

Bit 1 LPB FEAT - Select LPB Feature Connector

0 = Trib64-type\VAFS feature connector (using multiplexed PD pins)

1 ERB VAEC feature connector

The LPB most be disabled and feature connector operation enabled for this bit to have an effect.

Bits 3-2 Reserved

Bits 5-4 HSY-CTL - HSYNC Control

00 = Normal operation

01 = HSYNC = 0

10 = HSYNC = 1

11 = Reserved



Bits 7-6 VSY-CTL - VSYNC Control

00 = Normal operation

01 = VSYNC = 0

10 = VSYNC = 1

11 = Reserved

MCLK Value Low Register (SR10)

Read/Write

Address: 3C5H, Index 10H

Power-On Default: See description below.

The power-on default value for this register in conjunction with the power-on default value for SR11 generate an MCLK value of 45 MHz. All other MCLK values must be specified by programming of SR10 and SR11. Loading of a new value is enabled by either bit (or bit 5 of SR15.

7	6	5	4	3	2	1	0 /
R	PLL R	VALUE		PLL N-	DIVIDER	VALUE	

Bits 4-0 PLL N-DIVIDER VALUE

These bits contain the binary equivalent of the integral (1-31) divider used to scale the input to the MCLK PLL. See Section 9 for a detailed explanation.

Bits 6-5 PLL R VALUE

These bits contain the binary equivalent of the integer (1, 2, 4, 8) range value used to scale the output of the MOC PL. See Section 9 for a detailed explanation.

Bit 7 Reserved


MCLK Value High Register (SR11)

Read/Write

Address: 3C5, Index 11H

Power-On Default: See description below

The power-on default value for this register in conjunction with the power-on default value for SR10 generate an MCLK value of 45 MHz. All other MCLK values must be specified by programming of SR10 and SR11 Loading of a new value is enabled by either bit 0 or bit 5 of SR15.



Bits 6-0 PLL M-DIVIDER VALUE

These bits contain the binary equivalent of the integer (1-127) divider used in the feedback loop of the MCLK PLL. See Section 9 for a detailed explanation.

Bit 7 Reserved



DCLK Value Low Register (SR12)

Read/Write

Address: 3C5H, Index 12H

Power-On Default: See description below.

The power-on default value for this register in conjunction with the power-on default value for \$R33 generate a DCLK value of 25.175 MHz. The default value is automatically placed in this register when bits 3-2 of 3C2H are programmed to 00b. If bits 3-2 of CR2H are programmed to 01b, the appropriate PLL R and PLL N values for a 28.322 MHz DCLK will automatically be placed in this register. Who ther DCLK values must be specified by programming of SR12 and SR13. Loading of a new value is enabled by either bit 1 or bit 5 of SR15 and by setting bits 3-2 of 3C2H to 11b.

7	6	5	4	3	2	1	0
R	PLL R	VALUE		PLLN-D	VIDER	VALUE	

Bits 4-0 N-DIVIDER VALUE

These bits contain the binary equivalent of the integer 1-31) divider used to scale the input to the DCLK PLL. See Section 9 for a penjled explanation.

Bits 6-5 PLL R VALUE

These bits contain the binary equivalent of the integer 1, 2, 4, 8) range value used to scale the output of the DCLK PLL. See Section of the adetailed explanation.

Bit 7 Reserved


DCLK Value High Register (SR13)

Read/Write

Address: 2C5/A, Index 1

Power-On Default: See description pelow

The power-on default value for this register in conjunction with the power-on default value for SR12 generate a DCLK value of 26.175 MHz. The default value is automatically placed in this register when bits 3-2 of 3C2H are programmed to 00b. If bits 3-2 of CR2H are programmed to 01b, the appropriate PLL M value for a 23.322 MHz DCLK will automatically be placed in this register. All other DCLK values must be specified by programming of SR12 and SR13. Loading of a new value is enabled by either bit 1 or bit 5 of SR 15 and by setting bits 3-2 of 3C2H to 11b.



Bits 6-0 PLL M-DIVIDER VALUE

These bits contain the binary equivalent of the integer (1-127) divider used in the feedback loop of the DCLK PLL. See Section 9 for a detailed explanation.

Bit 7 Reserved



CLKSYN Control 1 Register (SR14)

Read/Write

Address: 3C5H, Index 14H

Power-On Default: 00H

7	6	5	4	3	2	1	0
EXT		P151		М	EN	MPLL	
DCLK	MCLK	SEL	CNT	TEST	CNT	PD	PD

Bit 0 DPLL PD - Power down DCLK PLL

0 = DCLK PLL powered

1 = DCLK PLL powered down

This bit is used for S3 test purposes only.

Bit 1 MPLL PD - Power down MCLK PLL

0 = MCLK PLL powered

1 = MCLK PLL powered down

This bit is used for S3 test purposes only

Bit 2 EN CNT - Enable clock synthesizer counters

0 = Clock synthesizer counters disabled

1 = Clock synthesizer counters enabled

This bit is used for S3 test purposes only

Bit 3 M TEST - MCLK Test

0 = Test DCLK

1 = Test MCLK

This bit is used for \$3 lest purposes only.

Bit 4 CLR CNT - Clear clock synthesizer counters

0 = No effect

1 = Clear the clock synthesizer counters

This bit is used for \$3 test purposes only.

Bit 5 P154-SEL - Rin 151 Junction select

y = Pin 291 functions normally

Pin 15/Ns tri-stated

Setting this bit to 1 allows pin 151 to act as an MCLK input. This is enabled by setting by 6 of this register to 1.

Bit 6 EXT MCLK - External MCLK Select

0 = MCLK provided by internal PLL

1 = MCLK is input on pin 151



This bit can also be set to 1 at reset via power-on strapping of PD11. An external MCLK is only used for S3 test purposes.

Bit 7 EXT DCLK - External DCLK Select

0 = DCLK provided by internal PLL

1 = DCLK is input on pin 156.

This bit can also be set to 1 at reset via power-on strapping of PD 1. An external DCLK is only used for S3 test purposes.

CLKSYN Control 2 Register (SR15)

Read/Write

Address: 3C5H, Index 15H

Power-On Default: 00H

7	6	5	4	3	2	1	0
2 CYC	DCLK	CLK	DCLK/	VCLK	MCLK	DRFQ	MFRO
MWR	INV	LOAD	2	OUT	OUT	EN	EN/

Bit 0 MFRQ EN - Enable new MCLK frequency load

0 = Register bit clear

1 = Load new MCLK frequency

When new MCLK PLL values are programmed, this bit can be set to 1 to load these values in the PLL. The loading may be delayed a small but variable amount of time. This bit should be cleared to after loading to prevent repeated loading. Alternately, use bit 5 of this register to produce artifumediate load.

Bit 1 DFRO EN - Enable prox DOLK frequency load

0 = Register bit clear

1 = Load new DCLK frequency

When new DCLK PLL values are programmed, this bit can be set to 1 to load these values in the PLL. Bits 3-2 of 3C2H must also be set to 11b if they are not already at this value. The rading may be delayed a small but variable amount of time. This bit should be programmed to 1 at power-up to allow loading of the VGA DCLK value and then lett at this setting. Use bit 5 of this register to produce an immediate load.

Bit 2 MCLK OUT - Output internally generated MCLK

0 = Pin 14% functions normally

1 4 Pin 447 outputs the internally generated MCLK

This is ased only for testing.

Bit 3 VCLK OUT - VCLK direction determined by EVCLK

0 = Pin 148 outputs the internally generated VCLK regardless of the state of EVCLK

1 = VCLK direction is determined by the EVCLK signal

This bit is effective only when the LPB feature connector is enabled.



Bit 4 DCLK/2 - Divide DCLK by 2

0 = DCLK unchanged

1 = Divide DCLK by 2

Either this bit or bit 6 of this register must be set to 1 for clock doubled (AMDAC operation (mode 0001).

Bit 5 CLK LOAD - MCLK, DCLK load

0 = Clock loading is controlled by bits 0 and 1 of this register

1 = Load MCLK and DCLK PLL values immediately

To produce an immediate MCLK and DCLK load, program this bit to fland then to 0. Bits 3-2 of 3C2H must also then be programmed to 11b to load the DCLK values if they are not already programmed to this value. This register must never be left set to 1.

Bit 6 DCLK INV - Invert DCLK

0 = DCLK unchanged

1 = Invert DCLK

Either this bit or bit 4 of this register must be ser to Nor clock doubled RAMDAC operation (mode 0001).

Bit 7 2 CYC MWR - Enable 2 cycle memory wite

0 = 3 MCLK memory write

1 = 2 MCLK memory write

Setting this bit to 1 bypasses the VG logic for linear addressing when bit 7 of SRA is set to 1. This can allow 2 MO K operation for MCLK frequencies between 55 and 57 MHz.

CLKSYN Test High Register (SRT6)

Read/Write

Power-On Default: 00H

Address 3Cod, Index 16H

This register is reserved for S3 asting of the internal clock synthesizer.

7	6	5	4	3	2	1	0
R	R	R	イズ	R	R	R	R
	7						



CLKSYN Test Low Register (SR17)

Read Only

Address: 3C5H, Index 17H

Power-On Default: 00H

This register is reserved for S3 testing of the internal clock synthesizer.

7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R

RAMDAC/CLKSYN Control Register (SR18)

Read/Write

Address: 3C5H, Index 18H

Power-On Default: 00H

7	6	5	4	3	2	1	6
CLKx	LUT	DAC	TST	TST	TST	TST	TST
2	WR	PD	BLUE	GRN	RED	RST/	EN

Bit 0 TST EN - Enable test counter

0 = RAMDAC test counter disabled

1 = RAMDAC test counter englised

This bit is used for S3 test pulposes only

Bit 1 TST RST - Reset test counter

0 = No effect

1 = Reset the RAMDA test counter

This bit is used for \$3 test purposes only.

Bit 2 TST RED - Test red data

0 = No effect

1 = Place ed data on internal data bus

This bild is used for S3 test purposes only.

Bit 3 TST ORN Test green data

0 - No effect

1 Place green data on internal data bus

This bit is used for S3 test purposes only.

Bit 4 TST BLUE - Test blue data

0 = No effect

1 = Place blue data on internal data bus

This bit is used for S3 test purposes only.



Bit 5 DAC PD - RAMDAC power-down

0 = RAMDAC powered

1 = RAMDAC powered-down

When the RAMDAC is powered down, the RAMDAC memory retains its day

Bit 6 LUT WR - LUT write cycle control

0 = 2 DCLK LUT write cycle (default)

1 = 1 DCLK LUT write cycle

Bit 7 CLKx2 - Enable clock doubled mode

0 = RAMDAC clock doubled mode (0001) disabled

1 = RAMDAC clock doubled mode (0001) enabled

4 of SB67 or SRC. This bit must be set to 1 when mode 0001 is specified

Either bit 4 or bit 6 of SR15 must also be set to 1.

Extended Sequencer 1C Register (SR1C)

Read/Write

Address: 3C5H, Index 1C

Power-On Default: 00H

mode The bits in this register are effective only in LPB

7	6	5	4	3	2		1/0	7
R	R	R	R	R		(S)	GSZL	I

Bits 1-0 SIGSEL - Signal Select

(For VL)

00 = Pin 151 is <u>ENEAL</u> pin 53 is <u>ROMCS</u> 01 = Pin 151 is <u>GPIOSTA</u> pin 53 is <u>ROMCS</u> 10 = Pin 151 is <u>GOPO</u> pin 53 is <u>ROMCS</u>

11 = Pin 151 & GOP0; pin 153 s GOP1

(For PCI)

00 = Pin 151 is ENFEXT; pin 153 is ROMEN, pin 190 is STWR

01 = Pin 161 is reserved; pin 153 is ROMEN, pin 190 is STWR 10 = Pin 161 is 60 0, pin 153 is ROMEN, pin 190 is GOP1

15 is GOP0; pin 153 is ROMEN, pin 190 is GOP1

SOP1 are bits 0-1 of the General Output Port register (CR5C).

en the system powers up with a default value of 00b for bits 1-0, both pin 151 and n 159 will be driven high (logic 1).

Bits 7-2 Reserved



16.3 CRT CONTROLLER REGISTERS

The CRT controller registers are located at two locations in I/O address space. These registers are accessed by first writing to the index register of the CRT controller and then accessing the data register. The index register is located at I/O address 374H and the CRT Controller Data register is at 375H. Which address is used (3BX or 3DX) depends on bit 0 of the Miscellaneous Output register at 3C2H.

CRT Controller Index Register (CRTC_ADR) (CRX)

Read/Write

Address: 374H

Power-On Default: 00H

This register is loaded with a binary value that indexes the CRT control register where data is to be accessed. This value is referred to as the "Index Number" of the CR register (CR00–18). This register is also used as an index to the S3 VGA registers, the System Control registers and the System Extension registers.

7 6 5 4 3 2 1 0 CRTC ADDRESS

Bits 7-0 CRTC ADDRESS - CRTC Register Index
A binary value indexing the register where that if to be accessed.


CRT Controller Data Register (CRTC_DATA) (CRT

Read/Write

Address: 325

Power-On Default: Undefined

This register is the data port for the CRT controller register indexed by the CRT Controller Address register.



Bits 7-0 PRTC DATA - CRTC Register Data

Data to the CRT controller register indexed by the CRT controller address index.



Horizontal Total Register (H_TOTAL) (CR0)

Read/Write

Address: 375H, Index 00H

Power-On Default: Undefined

This register defines the number of character clocks from HSYNC going active to the next HSYNC going active. In other words, it is the total time required for both the displayed and non-displayed portions of a single scan line. Bit 8 of this value is bit 0 of CR5D.

7	6	5	4	3	2	1	0
		НС	RIZON	TAL TOT	AL		

Bits 7-0 HORIZONTAL TOTAL.

9-bit Value = (number of character clocks in one scannine) -5. This register contains the least significant 8 bits of this value.

Horizontal Display End Register (H_D_END) (CR1)

Read/Write

Address: 375H, Index 01H

Power-On Default: Undefined

This register defines the number of character clocks for on line of the active display. Bit 8 of this value is bit 1 of CR5D.

7	6	5	4	3	1		1	V	∇	7	-
		HORIZ	ONTAL	DISPLA	E	(D)	/	1		7	

Bits 7-0 HORIZONTAL DISPLANEND

9-bit Value = (number of chalacter clocks of active display) - 1. This register contains the least significant orbits of this value.



Start Horizontal Blank Register (S_H_BLNK) (CR2)

Read/Write

Address: 375H, Index 02H

Power-On Default: Undefined

This register specifies the value of the character clock counter at which the BLANK signal is Bit 8 of this value is bit 2 of CR5D.

7	6	5	4	3	2	1	0				
	START HORIZONTAL BLANK										

Bits 7-0 START HORIZONTAL BLANK

9-bit Value = character clock value at which horizontal blanking begins. This register contains the least significant 8 bits of this value.

End Horizontal Blank Register (E_H_BLNK) (CR3)

Read/Write

Address: 375H, Index 03h

Power-On Default: Undefined

This register determines the pulse width of the PLANK ignal and the display enable skew.

L	7	6	5	4	3	2	Δ	_	4	1	9
I	-	DSP-	SKW			~	7	1	\mathcal{I}	T	1
L	R	1	0	E	ND HOF	(ZO	N/	17/9	LAM	€,	/

Bits 4-0 END HORIZONTAL

END HORIZONTAL A ANY
7-bit Value = least significant 7 bits of the character clock counter value at which time horizontal blanking ends To obtain this value, add the desired BLANK pulse width in character clocks to the Short Horizontal Blank value, which is also in character clocks. The 5 least significant bits at his sum are programmed into this field. The sixth bit is programmed to to the Z of CR5. The seventh bit is programmed into bit 3 of CR5D.

Bits 6-5 DSP-SKW-Display Skew

These two bits determine the amount of display enable skew. Display enable skew controllor avides sufficient time for the CRT Controller to access the display buffer to obtain character and attribute code, access the character generator font, and then governmough the Horizontal Pixel Panning register in the Attribute Controller. Each access requires the display enable signal to be skewed one character clock unit so the video output is synchronous with the HSYNC and VSYNC signals. The bit values and mount of skew are shown in the following table:

00 Zero character clock skew

01 = One character clock skew

10 = Two character clock skew

11 = Three character clock skew

Bit 7 Reserved



Start Horizontal Sync Position Register (S_H_SY_P) (CR4)

Read/Write

Address: 375H, Index 04H

Power-On Default: Undefined

This register is used to adjust the screen center horizontally and to specify the character position which HSYNC becomes active. Bit 8 of this value is bit 4 of CR5D.

7	6	5	4	3	2	1	0				
	START HORIZONTAL SYNC POSITION										

Bits 7-0 START HORIZONTAL SYNC POSITION.

9-bit Value = character clock counter value at which LSYNC becomes active. This register contains the least significant 8 bits of this value.

End Horizontal Sync Position Register (E H SY P) (CR5)

Read/Write

Address: 3?5H, Index 05b

Power-On Default: Undefined

This register specifies when the HSYNC signal become inactive and the horizontal skew. The HSYNC pulse defined by this register can be extended by 52 QCL is via bit 5 of CR5D.

7	6	5	4	3	1	\overline{M}	1	0	
EHB	HOR-	-SKW						7	
b5	1	0	ENI	D HOR	ZONT/	X \S)	NO PO	X	

Bits 4-0 END HORIZONTAL SYNC POS

6-bit Value = 6 least significant bits of the character clock counter value at which time HSYNC becomes inactive. To obtain this value, add the desired HSYNC pulse width in character clocks to the Stant Porizontal Sync Position value, also in character clocks. The 5 least significant bits of this sum are programmed into this field. The sixth bit is programmed into bit 5 of CR5D.

Bits 6-5 HOR-SKVV - Horizonta/Skew

These hits control the skew of the HSYNC signal. A binary 00 equals no HSYNC delay. For some modes, it is necessary to provide an HSYNC signal that takes up the entire blanking interval. Some internal timings are generated by the falling edge of the HSYNC signal. To guarantee the signals are latched properly, HSYNC is asserted before the end of the display enable signal, and then skewed several character clock times to provide the proper screen centering.

00 € Zero character clock skew

01 = One character clock skew

10 = Two character clock skew

11 = Three character clock skew

Bit 7 EHB b5

End Horizontal Blanking bit 5.



Vertical Total Register (V_TOTAL) (CR6)

Read/Write

Address: 375H, Index 06H

Power-On Default: Undefined

This register specifies the number of scan lines from one VSYNC active to the next VSYNC active. The scan line counter resets to 0 at this point. Bit 8 is bit 0 of CR7. Bit 9 is bit 5 of CR7. Bit 10 is bit 0 of CR5E.

7	6	5	4	3	2	1	0
		V	ERTICA	L TOTA	L		

Bits 7-0 VERTICAL TOTAL

11-bit Value = (number of scan lines from VSYNC active to the next VSYNC active) - 2. This register contains the least significant 8 bits of this value.

CRTC Overflow Register (OVFL_REG) (CR7)

Read/Write

Address: 375H, Index 07H

Power-On Default: Undefined

7	6	5	4	3	2 /				1
VRS	VDE	VT	LCM	SVB	VB	V	DE.	1	₹
9	9	9	8	8		M	8 🖊		8

This register provides extension bits for fields in other registers.

- Bit 0 Bit 8 of the Vertical (CS6)
- Bit 1 Bit 8 of the Vertical Qisplay End register (CR12)
- Bit 2 Bit 8 of the Vertical Retrace Start register (CR10)
- Bit 3 Bit 8 of the Stant Vertical Blank register (CR15)
- Bit 4 Bit 8 of the Line Compare register (CR18)
- Bit 5 Bit 9 of the Vertical Total register (CR6)
- Bit 6 | Bit 9 of (he) Vertical Display End register (CR12)
- Bit 7 Bit 9 of the Vertical Retrace Start register (CR10)



Preset Row Scan Register (P_R_SCAN) (CR8)

Read/Write

Address: 375H, Index 08H

Power-On Default: Undefined

This register is used for the pixel scrolling and panning, and text formatting and vertical scrolling

7	6	5	4	3	2	1	0	
	BYTE	-PAN						
= 0	11	0	PRE-SET ROW SCAN COUNT					

Bits 4-0 PRE-SET ROW SCAN COUNT

Value = starting row within a character cell for the first character row displayed after vertical retrace. This allows a partial character row to be displayed at the top of the display and is used for scrolling.

Bits 6-5 BYTE-PAN

Value = number of bytes to pan. The number of pixels to part is specified in AR13.

Bit 7 Reserved = 0

Maximum Scan Line Register (MAX_S_LN) (CP9

Read/Write

Address: 3?5H/ hadex 29H

Power-On Default: Undefined

This register specifies the number of scan lines per character row and provides one scanning control bit and two overflow bits.

1	r	T			- 	,	
	7	6	5	4	13 W 2	1	0
ĺ	DBL	LCM	SVB)	
	SCN	9	9		MAX SOAW	LINE	•

Bits 4-0 MAX SCANTINE

Value = (number of scan lines per character row) - 1

Bit 5 SVB 9

Bit/9 of the Start Vertical Blank Register (CR15)

Bit 6 LCM 9

it 9 st he Line Compare Register (CR18)

Bit 7 DBL SCN

0 = Normal operation

1 = Enables double scanning operation. Each line is displayed twice by repeating the row scan counter and video memory address. Vertical parameters in the CRT controller are not affected.



Cursor Start Scan Line Register (CSSL) (CRA)

Read/Write

Address: 375H, Index 0AH

Power-On Default: Undefined

The cursor start register defines the row scan of a character line where the cursor begin

[7	6	5	4	3	2	1	0
ſ			CSR					
L	= 0	= 0	OFF	CSR	CURSO	R STAR	TSCAN	LINE

Bits 4-0 CSR CURSOR START SCAN LINE

Value = (starting cursor row within the character cell). 1 When the cursor start register is programmed with a value greater than the cursor end register, no cursor is generated.

Bit 5 CSR OFF

0 = Turns on the text cursor

1 = Turns off the text cursor

Bits 7-6 Reserved = 0

Cursor End Scan Line Register (CESL) (CRB)

Read/Write

Address: 375% Index 084

Power-On Default: Undefined

This register defines the row scan of a character line where the cursor ends.

7	6	5	4	3	7	V	Z		1	.0
	CSR-	SKW	_		\	1	1	7)	
= 0	1	0	(CURSO	<u> 1</u> 1	E	Ŋ	80	CAN LIN	E

Bits 4-0 CURSOR PIND SCAN LINE

Value - ending scannine number within the character cell for the text cursor. If the value of the cursor start scan line is greater than the value of cursor end line, then no cursor is generated.

Bits 6-5 CSR-SKW Cursor Skew

These bits control the delay skew of the cursor signal. Cursor skew delays the text cursor by the selected number of clocks. For example, a skew of 1 moves the cursor right one character position on the screen.

00 = Zero character clock skew

01 = One character clock skew

10 = Two character clock skew

11 = Three character clock skew

Bit 7 Reserved = 0



Start Address High Register (STA(H)) (CRC)

Read/Write

Address: 375H, Index 0CH

Power-On Default: Undefined

15	14	13	12	11	10	9	8		
DISPLAY START ADDRESS (HIGH)									

20-bit Value = the first address after a vertical retrace at which the display on the screen begins an each screen refresh. These along with bits 3-0 of CR69 are the high order start address bits.

Start Address Low Register (STA(L)) (CRD)

Read/Write

Address: 375H, Index 0DH

Power-On Default: Undefined

7	6	5	4	3	2	1
		NCDI AV	CTADT	ADDRE	CC /I OVA	Λ

DISPLAY START ADDRESS (LOW)

Start address (low) contains the 8 low order bits of the address

Cursor Location Address High Register (CLANH)) (CRE)

Read/Write

Address: 3/5% Index 084

Power-On Default: Undefined

15	14	13	12	M	V	19/		V	8
	CU	RSOR LO	OCATIO	MAD	RES	(HI	GH)	

20-bit Value = the cursor location address of the video memory where the text cursor is active. This register along with bits 3-0 of CR69 are the high order bits of the address.

Cursor Location Address Low Register (CLA(L)) (CRF)

Read/Write

Address: 3?5H, Index 0FH

Power-On Default: Undefined

7	6	V	V		4	3	2	1	0	
CURSOR LOCATION ADDRESS (LOW)										

Cursor location address (low) contains the 8 low order bits of the address.



Vertical Retrace Start Register (VRS) (CR10)

Read/Write

Address: 375H, Index 10H

Power-On Default: Undefined

7	6	5	4	3	2	1	0				
	VERTICAL RETRACE START										

Bits 7-0 VERTICAL RETRACE START.

11-bit Value = number of scan lines at which VSYNC become active. These are the low-order 8 bits. Bit 8 is bit 2 of CR7. Bit 9 is bit 7 of CR7. Bit 10 is bit 4 of CR5E.

Vertical Retrace End Register (VRE) (CR11)

Read/Write

Address: 375H, Index 11H

Power-On Default: 0xH

This register controls the vertical interrupt and CR0-7

7	6	5	4	3	2		2	0	
LOCK R0-7	REF 3/5	DIS	CLR	VER	ΓICAL F	Z _{TE}	ACE E	M	\
1.07	0,0	71111	V 11 V 1	A FILL	TOAL I				L

Bits 3-0 VERTICAL RETRACE END

Value = least significant 4 bits of the scap line counter value at which VSYNC goes inactive. To obtain this value, add the desired VSYNC pulse width in scan line units to the CR10 value, also in scan line units. The 4 least significant bits of this sum are programmed into this field. This allows a maximum VSYNC pulse width of 15 scan line units.

Bit 4 CLR VINT - Clear Vertical Range Interrupt

0 = Vertical retrace interrupt cleared

1 = The hip-flooks able to catch the next interrupt request

At the end of active vertical display time, a flip-flop is set for a vertical interrupt. The output of this flip-flop goes to the system interrupt controller. The CPU has to reset this flip flop by writing a logical 0 to this bit while in the interrupt process, then set the bit to allow the flip-flop to catch the next interrupt request. Do not change the other bits in this register. This bit is cleared to 0 by the BIOS during a mode set, a reset or power-on.

Bit 5 DIS VINT Disable Vertical Interrupt

0 = Vertical retrace interrupt enabled if CR32_4 = 1

1 = Vertical interrupt disabled. This bit is cleared to 0 by the BIOS during a mode set, a reset, or power-on



Bit 6 REF 3/5 - Refresh Cycle Select

0 = Three DRAM refresh cycles generated per horizontal line

1 = Five DRAM refresh cycles generated per horizontal line. Selecting five refresh cycles allows use of the VGA chip with slow sweep rate displays (15.75 KHz). This bit is cleared to 0 by the BIOS during a mode set, a reset, or power-on. This setting can be overridden via bits 1-0 of CR3A

Bit 7 LOCK R0-7 - Lock Writes to CRT Controller Registers

0 = Writing to all CRT Controller registers enabled

1 = Writing to all bits of the CRT Controller registers CRO-CR7 except by 4 of CR7 (LCM8) disabled. This bit is set to 1 by the BIOS during a mode set, a reset or power-on

Vertical Display End Register (VDE) (CR12)

Read/Write

Address: 375H, Index 12H

Power-On Default: Undefined

The vertical display enable end register defines 8 bits of the 12 bit address of the scan line where the display on the screen ends. Bit 8 and Bit 9 are bits 1 and 5 of CR Bit 10 is bit 1 of CR5E.

7	6	5	4	3	2			10	1
		VER'	TICAL D	ISPLAY	END		$\overline{}$		
						_			

Bit 7-0 VERTICAL DISPLAY END

11-bit Value = (number of scale lines of active display) - 1. This register contains the least significant 8 bits of this value.


Offset Register (SCREEN-OFFSET) (CRN3)

Read/Write

Address: 3?9th Index 13H

Power-On Default: Undefined

This register specifies the logical line width of the screen and is sometimes called the screen pitch. The starting memory address for the next display row is larger than the current row by two, four or eight times this amount. Bits 5 4 of CR51 are extension bits 9-8 of this register. If these bits are 00b, bit 2 of CR43 is extension bits of this register.



Bits 7-0 LOGICAL SCREEN WIDTH

10-bit Value = quantity that is multiplied by 2 (word mode), 4 (doubleword mode) or 8 (quadword mode) to specify the difference between the starting byte addresses of two consecutive scan lines. This register contains the least significant 8 bits of this



value. The addressing mode is specified by bit 6 of CR14 and bit 3 of CR17. Setting bit 3 of CR31 to 1 forces doubleword mode.

Underline Location Register (ULL) (CR14)

Read/Write

Address: 375H, Index 14H

Power-On Default: Undefined

This register specifies the horizontal row scan position of underline and tisplay buffer addressing modes.

	7	6	5	4	3	2	1	0
		DBWD	CNT					
=	: 0	MODE	BY4		UNDER	LINE LC	CATION	l

Bits 4-0 UNDER LINE LOCATION

5-bit Value = (scan line count of a character row on which an underline occurs) -1

Bit 5 CNT BY4 - Select Count by 4 Mode

0 = The memory address counter depends on bit 3 of R17 (count by 2)

1 = The memory address counter is incremented every four character clocks

The CNT BY4 bit is used when double word and esses are used.

Bit 6 DBLWD MODE - Select Doy Leword Mode

0 = The memory addresses are byte or word addresses

1 = The memory addresses are doubleward addresses

Bit 7 Reserved = 0


Start Vertical Blank Register (SVB) (CR15)

Read/Write

Adress: 375H, Index 15H

Power-On Default: Underined

This register specifies the car line at which the vertical blanking period begins. Bit 8 is bit 3 of CR7. Bit 9 is bit 5 of CR9. Bit 10 is bit 2 of CR5E.



Bits 7-0 START VERTICAL BLANK.

11-bit value = (scan line count at which BLANK becomes active) - 1. This register contains the least significant 8 bits of this value.



End Vertical Blank Register (EVB) (CR16)

Read/Write

Address: 375H, Index 16H

Power-On Default: Undefined

This register specifies the scan line count value when the vertical blank period ends.

7	6	5	4	3	2	1	0		
END VERTICAL BLANK									

Bits 7-0 END VERTICAL BLANK

Value = least significant 8 bits of the scan line counter value at which tertical blanking ends. To obtain this value, add the desired width of the vertical blanking pulse in scan lines to [(value in the Start Vertical Blank register-1], also in scan lines. The 8 least significant bits of this sum are programmed into this field. This allows a maximum vertical blanking pulse of 255 scan line units.

CRTC Mode Control Register (CRT MD) (CR17)

Read/Write

Address: 3?5H, Index 1

Power-On Default: 00H

This register is a multifunction control register, with each his refining a different specification.

7	6	5	4	3	/3	1	4	\sqrt{g}	
	BYTE	ADW		WRD	Y	X 4	M	2BI	K
RST	MODE	16K	= 0	MODE	/x/) \	Gά	Y cg/	Α

Bit 0 2BK CGA - Select Bank 2 Mode for CGA Emulation

- 0 = Row scan courte bit it is substituted for memory address bit 13 during active display time
- 1 = Memory address bit 13 appears on the memory address output bit 13 signal of the CRT controller

This bit allows memory mapping compatibility with the IBM CGA graphics mode.

Bit 1 ABK HGG - Select Bank 4 Mode for HGA Emulation

0 Row can counter bit 1 is substituted for memory address bit 14 during active display time

1 - Memory address bit 14 appears on the memory address output bit 14 signal of

The combination of this bit and bit 0 of this register allows compatibility with Hercules HGC graphics memory mapping.

Bit 2 VT X2 - Select Vertical Total Double Mode

0 = Horizontal retrace clock selected

1 = Horizontal retrace clock divided by two selected



This bit selects horizontal retrace clock or horizontal retrace clock divided by two as the clock that controls the vertical timing counter. If the vertical retrace counter is clocked with the horizontal retrace clock divided by 2, then the vertical resolution is double.

- Bit 3 CNT BY2 Select Word Mode
 - 0 = Memory address counter is clocked with the character clock input, and bute mode addressing for the video memory is selected
 - 1 = Memory address counter is clocked by the character clock toput divided by 2, and word mode addressing for the video memory is selected.
- Bit 4 Reserved = 0
- Bit 5 ADW 16K Address Wrap
 - 0 = When word mode is selected by bit 6 of this register, memory address counter bit 13 appears on the memory address output bit signal of the CRT controller and the video memory address wraps around at 16 KBytes
 - 1 = When word mode is selected by bit 6 of this register, memory address counter bit 15 appears on the memory address outpublity signal of the CRT controller

This bit is useful in implementing IBM CG mode

- Bit 6 BYTE MODE Select Byte Addressing-Mode
 - 0 = Word mode shifts all memory address counter bits down one bit, and the most significant bit of the counter appears on the least significant bit of the memory address output
 - 1 = Byte address mode
- Bit 7 RST Hardware Reset
 - 0 = Vertical and horizontal retrace pulses always inactive
 - 1 = Vertical and horizontal etrace pulses enabled

This bit does not heselvery other registers or outputs.





Line Compare Register (LCM) (CR18)

Read/Write

Address: 375H, Index 18H

Power-On Default: Undefined

This register is used to implement a split screen function. When the scan line counter value is estable to the content of this register, the memory address counter is cleared to 0. The linear address counter then sequentially addresses the display buffer starting at address 0. Each subsequent row address is determined by the addition of the Offset (CR13) register content. Bit 8 is bit 4 of CR7. Bit 9 is bit 6 of CR9. Bit 10 is bit 6 of CR5E.

7	6	5	4	3	2	1	0			
LINE COMPARE POSITION										

Bit 7-0 LINE COMPARE POSITION

11-bit Value = number of scan lines at which the screen is split into screen A and screen B. This register contains the least significant a sits of this value.

CPU Latch Data Register (GCCL) (CR22)

Read Only

Address: 375H, Index 22H

Power-On Default: Undefined

This register is used to read the CPU latch in the Graphics Controller.

7	6	5	4	3		7		M	6	
	GRAF	PHICS C	ONTRO	LLER	P y	LARC	X	N		

Bits 7-0 GRAPHICS CONTROLLER CPU LATCH - N

Bits 1-0 of GRA select the latch number N (3-0) of the CPU Latch.



Attribute Index Register (ATC_F/I) (CR24)

Read Only

Address: 375H, Index 24H, 26H

Power-On Default: Undefined

This register is used to read the value of the Attribute Controller Index register and its associated internal address flip-flop (AFF). It can be read at either index 24H or 26H.

7	6	5	4	3	2	1	0
AFF	= 0	ENV	ATTF	NDEX			

Bits 4-0 ATTRIBUTE CONTROLLER INDEX

This value is the Attribute Controller Index Data at I/Q port 300H.

Bit 5 ENV- Enable Video Display

This is the setting of bit 5 of 3C0H, indicating video display enabled status

(1 = enabled).

Bit 6 Reserved = 0

Bit 7 AFF

Inverted Internal Address flip-flop



16.4 GRAPHICS CONTROLLER REGISTERS

The graphics controller registers are located at a two byte I/O address space. These registers are accessed by first writing an index to the Graphics Address register (at 3CEH) and then accessing the Data register (at 3CFH).

Graphics Controller Index Register (GRC_ADR)

Read/Write

Address: 3CEH

Power-On Default: Undefined

This register is loaded with a binary index value that determines which exaphics controller register will be accessed. This value is referred to as the "Index Number" of the Critical (GRO-6).

Ì	7	6	5	4	3	2	1	0			
	= 0	= 0	= 0	= 0	GR CONT ADDRESS						

Bits 3-0 GR CONT ADDRESS - Graphics Controller Register Undex A binary value indexing the register where date is judge accessed.

Bits 7-4 Reserved = 0

Graphics Controller Data Register (GRC D) JA

Read/Write

Address: 32FH

Power-On Default: Undefined

This register is the data port for the shapping controller register indexed by the Graphics Controller Index register.

7	6	5	a	12	7	1	0		
GRAPHICS CONTROLLER DATA									

Bit 7-0 GBARLICS CONTROLLER DATA

Data to the Graphics Controller register indexed by the graphics controller address.



Set/Reset Data Register (SET/RST_DT) (GR0)

Read/Write

Address: 3CFH, Index 00H

Power-On Default: Undefined

This register represents the value written to all 8 bits of the respective memory plane when the executes a memory write in write modes 0 and 3.

7	6	5_	4	3	2	1	0			
= 0	= 0	= 0	= 0	SET/RESET DATA						

Bits 3-0 SET/RESET DATA

These bits become the color value for CPU memory write operations. In write mode 0, the set/reset data can be enabled on the corresponding bit of the Enable Set/Reset Data register. In write mode 3, there is no effect on the Enable Set/Reset Data register.

Bits 7-4 Reserved = 0

Enable Set/Reset Data Register (EN_S/R_DT) (GR1)

Read/Write

Address: 3CFH, Index 01H

Power-On Default: Undefined

These bits enable the set/reset data, and affect write mode by

7	6	5	4	3	1			1	8	
= 0	= 0	= 0	= 0		IP/S	F //	Ż	DX	X	

Bits 3-0 ENB SET/RST DAT

When each bit is a logical, the respective memory plane is written with the value of the Set/Reset Data register. Ogical 0 disables the set/reset data in a plane, and that plane is written with the value of CPU write data.

Bits 7-4 Reserved



Color Compare Register (COLOR-CMP) (GR2)

Read/Write

Address: 3CFH, Index 02H

Power-On Default: Undefined

These bits represent a 4-bit color value to be compared. In read mode 1, the CPU executes a memor read, the read data is compared with this value and returns the results. This register works to conjunction with the Color Don't Care register.

7	6	5	4	3	2	1	0
= 0	= 0	= 0	= 0	COL	OR CON	/PARE D	DATA

Bits 3-0 COLOR COMPARE DATA

This value becomes the reference color used to compare each pixel. Each of the 8-bit positions of the read data are compared across four planes and a logical 1 is returned in each bit position for which the colors match.

Bits 7-4 Reserved = 0

Raster Operation/Rotate Count Register (WT_ROP/RTO) (GR3)

Read/Write

Address: 3CFH, Index 93H

Power-On Default: Undefined

This register selects a raster operation function and indicates the number of bits the CPU data will be rotated (right) on the video memory write operation

	7	6	5	4	3,	7	Z	Y	0
	= 0	= 0	= 0	RST 1	-3	R	TAT	E-CC	UNT
-					_		_		

Bits 2-0 ROTATE-COUNT

These bits define a bit ary encoded value of the number of positions to right-rotate data during a CPU nemory write. To write non-rotated data, the CPU must preset a count of 0.



Bits 4-3 RST-OP - Select Raster Operation

The data written to memory can operate logically with the data already in the processor latches. This function is not available in write mode 1. The logical functions are defined as follows:

00 = No operation

01 = Logical AND with latched data

10 = Logical OR with latched data

11 = Logical XOR with latched data

The logical function specified by this register is applied to data being written to memory while in modes 0, 2 and 3.

Bits 7-5 Reserved = 0

Read Plane Select Register (RD_PL_SL) (GR4)

Read/Write Address: 3CFH, Index 04H

Power-On Default: Undefined

7	6	_5	4	3	2	1 / 6
= 0	= 0	= 0	= 0	= 0	= 0	RD-PL-SL

The contents of this register represent the memory plane from which the CPU reads data in read mode 0. This register has no effect on the color container ead mode (read mode 1). In odd/even mode, bit 0 is ignored. Four memory planes are selected as follows:

Bits 1-0 RD-PL-SL - Read Plane Select

The memory plane is selected as follows

00 = Plane 0

01 = Plane 1

10 = Plane 2

11 = Plane 3

Bits 7-2 Reserved



Graphics Controller Mode Register (GRP_MODE) (GR5)

Read/Write

Address: 3CFH, Index 05H

Power-On Default: Undefined

7	6	5	4	3	2	1	0
	SHF-N	MODE	O/E	RD		WRT	-MD
= 0	256	O/E	MAP	CMP	= 0	1	0

This register controls the mode of the Graphics Controller as follows:

Bit 1-0 WRT-MD - Select Write Mode

These bits select the CPU write mode into video memory. The function of each mode is defined as follows:

- 00 = Write Mode 0. Each of four video memory planes is whitten with the CPU data rotated by the number of counts in the rotate register. If the Set/Reset register is enabled for any of four planes, the corresponding plane is written with the data stored in the set/reset register. Raster operations and bit mask registers are effective
- 01 = Write Mode 1. Each of four video method blanks is written with the data in the processor latches. These latches are loaded wring previous CPU read operations. Raster operation, rotate count, set/eset out a enable set/reset data and bit mask registers are not effective
- mask registers are not effective

 10 = Write Mode 2. Memory planes 0-3 are filled with 8 bits of the value of CPU write data bits 0-3, respectively. For example, it write data bit 0 is a 1, eight 1's are written to memory plane 0. The data on the CPU data bus is treated as the color value. The Bit Mask register is affective as the Mask register. A logical 1 in the Bit Mask register sets the color specified on the data bus. A logical 0 in the Bit Mask register sets the corresponding pixel in the addressed byte to the corresponding pixel in the processor latches. The Set/Reset, hable Set/Reset and Rotate Count registers are ignored. are ignored
- 11 = Write Mode 3 Each of four video memory planes is written with 8 bits of the color value contained in the set/reset register for that plane. The Enable Set/Reset register is not effective. Rotated CPU write data is ANDER with the bit mask register to form an 8-bit value that performs the same function as the Bit Mask register in write modes 0 and 2. This write mode can be used to fill an area with a single color and pattern

Bit 2 Reserved

Bit 3 RD CMP

CMP Enable flead Compare The CAU reads data from the video memory planes. The plane is selected by the Read Plane Select register. This is called read mode 0

The ♣P♥ reads the results of the logical comparison between the data in four Medeo memory planes selected by the contents of the Color Don't Care register and the contents of the Color Compare register. The result is a 1 for a match and 0 for a mismatch on each pixel. This is called read mode 1



- Bit 4 O/E MAP Select Odd/Even Addressing
 - 0 = Standard addressing.
 - 1 = Odd/even addressing mode selected. Even CPU addresses access plane 0 and 2, while odd CPU addresses access plane 1 and 3. This option is useful for emulating the CGA compatible mode. The value of this bit should be the inverted value programmed in bit 2 of the Sequencer Memory Mode register SR4). This bit affects reading of display memory by the CPU
- Bit 5 SHF-MODE Select Odd/Even Shift Mode
 - 0 = Normal shift mode
 - 1 = The video shift registers in the graphics section are directed to format the serial data stream with even-numbered bits from both planes of the even numbered planes and odd-numbered bits from both planes on the odd planes.
- Bit 6 SHF-MODE Select 256 Color Shift Mode
 - 0 = Bit 5 in this register controls operation of the vide shift registers
 - 1 = The shift registers are loaded in a manner that supports the 256 color mode

Bit 7 Reserved = 0

Memory Map Mode Control Register (MISC GM) (GR6)

Read/Write

Address: 3CFH, Index 06H

Power-On Default: Undefined

This register controls the video memory addressing

7	6	5	4	3 /2 /0
= 0	= 0	= 0	= 0	MEM-MAP CHIN TXT

Bit 0 TXT/GR - Select Text/Grannics/Mode

- 0 = Text mode display addressing selected
- 1 = Graphies node display addressing selected. When set to graphics mode, the character graphics address latches are disabled
- Bit 1 CHN O/E Chain Odb/Even Planes
 - 0 = A0 address bit unchanged
 - = CP) address bit A0 is replaced by a higher order address bit. The content of A0 determines which memory plane is to be addressed. A0 = 0 selects planes 0 and 2, and A0 = 1 selects planes 1 and 3. This mode can be used to double the address space into video memory



Bits 3-2 MEM-MAP - Memory Map Mode

These bits control the address mapping of video memory into the CPU address

space. The bit functions are defined below.

00 = A0000H to BFFFFH (128 KBytes)

01 = A0000H to AFFFFH (64 KBytes)

10 = B0000H to B7FFFH (32 KBytes) 11 = B8000H to BFFFFH (32 KBytes)

Bits 7-4 Reserved = 0

Color Don't Care Register (CMP_DNTC) (GR7)

Read/Write

Address: 3CFH, Index 07H

Power-On Default: Undefined

This register is effective in read mode 1, and controls whether the corresponding bit of the Color Compare Register is to be ignored or used for color comparson.

7	6	5	4	3	2	1	1	0,
= 0	= 0	= 0	= 0	co	MPARE	PLANE	SEL	7

Bits 3-0 COMPARE PLANE SEL - Comparé Plane Select

- 0 = The corresponding color plane becomes a don't care plane when the CPU read
- from the video memory is cerformed in read mode 1

 1 = The corresponding color plant is used for color comparison with the data in the Color Compare register

Bits 7-4 Reserved = 0


Bit Mask Register (BIT_MASK) TGR8

Read/Write

ddless: 3CFM, Index 08H

Power-On Default: Undefined

Any bit programmed to Oin this reporter will cause the corresponding bit in each of four memory planes to be immune to change. The data written into memory in this case is the data which was read in the previous cycle, and was stoled in the processor latches. Any bit programmed to 1 allows unimpeded writes to the corresponding bits in the plane.



Bits 7-0 BIT MASK

A logical 0 means the corresponding bit of each plane in memory is set to the corresponding bit in the processor latches. A logical 1 means the corresponding bit of each plane in memory is set as specified by other conditions.



16.5 ATTRIBUTE CONTROLLER REGISTERS

The attribute controller registers are located at the same byte I/O address for writing address and data. An internal address flip-flop (AFF) controls the selection of either the attribute index or data registers. To initialize the address flip-flop (AFF), an I/O read is issued at address 3BAH or 3DAH. This presents the address flip-flop to select the index register. After the index register has been loaded by an I/O write to address 3COH, AFF toggles and the next I/O write loads the data register. Every I/O write to address 3COH toggles this address flip-flop. However, it does not toggle for I/O reads at address 3COH or 3C1H. The Attribute Controller Index register is read at 3COH, and the Attribute Controller Data register is read at address 3C1H.

Attribute Controller Index Register (ATR_AD)

Read/Write

Address: 3C0H

Power-On Default: Undefined

This register is loaded with a binary index value that determines which attribute controller register will be accessed. This value is referred to as the "Index Number" of the AR-register (AR0-14).

7	6	5	4	3	2	1 (
		ENB				
R	R	PLT		ATTRIB	UTE AD	DRESS

Bits 4-0 ATTRIBUTE ADDRESS

A binary value that points to the atribute controller register where data is to be written.

Bit 5 ENB PLT - Enable Viceo Qispla

- 0 = Video display access to the palette registers disabled. The Attribute Controller register can be accessed by the CPU
 1 = Display video using the palette registers enabled (normal display operation). The
- I = Display video using the palette registers enabled (normal display operation). The palette registers (ARO ARP) cannot be accessed by the CPU

This bit is effective only in 6-bit PA mode (CR67_4 = 0).

Bits 7-6 Reserved



Attribute Controller Data Register (ATR_DATA)

Read/Write

Address: R: 3C1H/W: 3COH

Power-On Default: Undefined

This register is the data port for the attribute controller register indexed by the Attribute controller lindex register.

7	7 6 5		4	3	2	1	0	
		A	TTRIBU	TE DAT	Ą			

Bits 7-0 ATTRIBUTE DATA

Data to the attribute controller register indexed by the attribute controller address.

Palette Registers (PLT_REG) (AR00-0F)

Read/Write

Address: 3C1H/3C0H, Index 00M-0

Power-On Default: Undefined

These are 16, 6-bit registers pointed to by the index and color code. They allow a dynamic mapping between the text attribute or graphics color input and the display color on the CRT screen.

7	6	5	4	3	2		1/0	$J_{\mathcal{L}}$
		SE	CONDA	ARY		PRIMA	RY)	T
= 0	= 0	SR	SG	SB	/ B	N/	\vee_{B}	/

Bits 5-0 PALETTE COLOR

The six bit display color bits 5-0 are output as SR, SG/I, SB/V, R, G and B,

respectively.

Bits 7-6 Reserved = 0



Attribute Mode Control Register (ATR MODE) (AR10)

Read/Write

Address: 3C1H/3C0H, Index 10H

Power-On Default: 00H

The contents of this register controls the attribute mode of the display function.

7	6	5	4	3	2	1	0
SEL	256	TOP		ENB	ENB	MONO	TX/GR
V54	CLR	PAN	= 0	BLNK	LGC	ATRB	



0 = Selects text attribute control mode

1 = Selects graphics control mode

Bit 1 MONO ATRB - Select Monochrome Attributes

0 = Selects color display text attributes

1 = Selects monochrome display text attribute

Bit 2 ENB LGC - Enable Line Graphics

0 = The ninth dot of a text character (but 0 of R) = is the same as the background

1 = Special line graphics character codes enabled

When this bit is set to 1, it forces the minth tot of a line graphics character to be identical to the eighth dot of the character. The line graphics character codes are C0H through DFH. For other characters, the nighth dot is the same as the background.

Bit 3 ENB BLNK - Enable Blinking

0 = Selects the backgroung intensity for the text attribute input

1 = Selects blink attribute in text modes

This bit must also be set to (for blinking graphics modes. The blinking counter is operated by the vertical retrace counter (VRTC) input. It divides the VRTC input by 32. The blinking rates are ON for 16 VRTC clocks and OFF for 16 VRTC clocks. In the graphics mode, when blink is activated, the most significant color bit (bit 3) for each dot is inverted alternately, must allowing two different colors to be displayed for 16 VRTC clocks each

When the cursor is displayed in the text mode, it is blinked at a rate of ON for 8 VRTC clocks and OFF or 8 VRTC clocks (period by 16 frames). The displayed characters are independently blinked at the rate of 32 frames as above.

Bit 4 | Reserved = 0

Bit 5 TOP PAN Top Panning Enable

0 = sine compare has no effect on the output of the pixel panning register

1 = Forces the output of the pixel panning register to 0 after matching line compare until VSYNC occurs in the CRT controller. At the top of screen the output of the Pixel Panning register returns to its programmed value. This bit allows a top portion of a split screen to be panned.



Bit 6 256 CLR - Select 256 Color Mode

0 = 4 bits of video (translated to 6 bits by the palette) are output every internal dot-clock cycle

1 = Two 4-bit sets of video data are assembled to generate 8-bit video data at half the frequency of the internal dot-clock

Bit 7 SEL V54 - Select V[5:4]

0 = In VGA, mode, bits 5-4 of video output are generated by the attribute palette registers. Bits 7-6 of video output are always generated by bits 3-2 of AR11.

1 = Bits 5-4 of video output are generated by bits 1-0 of AR14

Border Color Register (BDR_CLR) (AR11)

Read/Write

Address: 3C1H/3C0H, Index 11H

Power-On Default: 00H

7	6	5	4	3	2	1	9	(
		E	BORDER	COLO	3			_

Bits 7-0 Border Color. This 8-bit register determines the border color displayed on the CRT screen. The border is an area around the creen display area.

This register is only effective in 8-bit PA modes (CR67_4 = 0). See also CR33_5.

Color Plane Enable Register (DISP PLN) (ARA)

Read/Write

Address: 301H/6C0H Index 12H

Power-On Default: 00H

This register enables the respective vide memory color plane 3–0 and selects video color outputs to be read back in the display status.

7	6	5		4	V	3/	2	1	0
		VD	T- (E	7	\prod	\sum	SPLAY P	1 ANE EN	JDI.
= 0	= 0		1)—	Dis	SPLAT P	LAINE EI	VDL_

Bits 3-0 DISPLAY PLANE ENBL

A tin any of these bits forces the corresponding color plane bit to 0 before accessing the laternal palette. A 1 in any of these bits enables the data on the corresponding color plane.



Bits 5-4 VDT-SEL - Video Test Select

These bits select two of the eight bit color outputs to be available in the Input Status 1 register. The output color combinations available on the status bits are as follows:

D STS	MUX	S	TS 1
Bit 5	Bit 4	Bit 5	Bit 4
0	0	Video 2	Video 0
0	1	Video 5	Video 4
1	0	Video 3	Video 1
1	1	Video 7	Video 6

Bits 7-6 Reserved = 0



Horizontal Pixel Panning Register (H_PX_PAN) (AR13)

Read/Write

Address: 3C1H/3C0H, Index 134

Power-On Default: 00H

This register specifies the number of pixels to shift the display data in prizentally to the left. Pixel panning is available in both text and graphics modes. It is not available with Enganced mode memory mappings (CR31_3 = 1).

							_		•	_
7	6	5	4	3	2	~ (0	7	•
= 0	= 0	= 0	= 0	NUN	1BER O	RAI	NSHI	ıΉ	Ţ	

Bits 3-0 NUMBER OF PAN SHIPT

This register selects the number of pixels to shift the display data horizontally to the left. In the 9 pixels character text mode, the output can be shifted a maximum shift of 8 pixels. In the 8 pixels character text mode and all graphics modes, except 256 color mode, a maximum shift of 7 pixels is possible. In the 256 color mode, bit 0 of this register must be 0 resulting in only 4 panning positions per display byte. The panning is controlled as follows:

	Num	ber of pixels shi	fted in
Bit \$ 3(0	pixel/char.	8 pixel/char.	256 color mode
0000	1	0	0
0001	/ 2	1	
~ 0010	3	2	1
0021	4	3	_
0100	5	4	2
0201	6	5	
0112	7	6	3
0111	. 8	7	
1000	0	_	_

Bits 7-4 Reserved = 0



Pixel Padding Register (PX_PADD) (AR14)

Read/Write

Address: 3C1H/3C0H, Index 14H

Power-On Default: 00H

This register specifies the high-order bits of video output when pixel padding is enabled and disabled in the 256 color mode.

7	6	5	4	3	2	1	0
					PIXEL P	ADDING)
= 0	= 0	= 0	= 0	V7	V6	V5	V4

Bits 1-0 PIXEL PADDING V5, V4

These bits are enabled with a logical 1 of bit 7 of April and can be used in place of the V5 and V4 bits from the Palette registers to form the 8-bit sligited color value output.

Bits 3-2 PIXEL PADDING V7, V6

In all modes except 256 color mode, these bits are the two high-order bits of the 8-bit digital color value output.







16.6 RAMDAC REGISTERS

All of the RAMDAC registers described in this section are physically located inside ViRGE.

DAC Mask Register (DAC_AD_MK)

Read/Write

Address: 3C6H

Power-On Default: Undefined

This register is the pixel read mask register to select pixel video output. The CPU can access this register at any time.

7	6	5	4	3	2	1	0
		DA	C ADDF	RESS MA	ASK		

Bits 7-0 DAC ADDRESS MASK

The contents of this register are bit-wise logically ANNed with the pixel select video output (PA[7:0]). This register is initialized to FFH by the BIOS during a video mode set.

DAC Read Index Register (DAC_RD_AD)

Write Only

Address: 3C7

Power-On Default: Undefined

This register contains the pointer to one of 266 palette data registers and is used when reading the color palette.

7	6	5	4	/	3/	1	18	7	1	0
		DA	CRE	D A	ODR	ÈSS		\leq		
							_			

Bits 7-0 DAC READ ADORBAS

Each time the color cade is written to this register, it identifies that a read sequence will occur. A read sequence consists of three successive byte reads from the RAM-DAC data register at I/O address 3C9H. The least significant 6 bits of each byte taken from the RAMDAC data register contain the corresponding color value, and the most significant 2 bits contain zeros. The order is red byte first, then green, and finally line. The sequence of events for a read cycle is:

- Write the color code to this register (RAMDAC Read Index) at address 3C7H.
- The contents of the location in the color look-up table pointed to by the color code are transferred to the RAMDAC data register at address 3C9H.
- 3. Three bytes are read back from the RAMDAC data register.
- 4. The contents of this register auto-increment by one.



5. Go to step 2.

The effects of writing to the RAMDAC data register during a three-byte read cycle or reading from the RAMDAC data register during a 3-byte write cycle (i.e., interrupting the sequence) are undefined and may change the look-up table contents.

DAC Status Register (DAC_STS)

Read Only

Address: 3C7H

Power-On Default: Undefined

7	6	5	4	3	2	1	0
= 0	= 0	= 0	= 0	= 0	= 0	DAC	-STS

Bits 1-0 DAC-STS - RAMDAC Cycle Status

The last executing cycle was:

00 = Write Palette cycle

11 = Read Palette cycle

Reads from the RAMDAC Write Index at address 3CHH or the DAC status register at address 3C7H do not interfere with read or write cycles and may take place at any time.

Bits 7-2 Reserved = 0

DAC Write Index Register (DAC WR

Read/Write

Addyess; 3C8H

Power-On Default: Undefined

i	7	6	. 5	4	37	W	1	0
		DAC	WRITE	ADDA	SSISIE	READ DA	ATA	

Bits 7-0 DAC WRITE ADDRESS GIP READ DATA

This redister contains the pointer to one of 256 palette data registers and is used during a palette feed. Each time the color code is written to this register, it identifies that a write sequence will occur. A write sequence consists of three successive byte writes to the DAC data register at I/O address 3C9H. The least significant 6 bits of each byte are concatenated to form the value placed in the 18-bit data register. The order is red byte first, then green, and finally blue. Once the third byte has been written, the value in the data register is written to the location pointed to by the color code. The sequence of events for a write cycle is:

- 1. Write the color code to this register (DAC Write Index) at address 3C8H.
- 2. Three bytes are written to the DAC Data register at address 3C9H.



- The contents of the DAC data register are transferred to the location in the color look-up table pointed to by the color code.
- 4. The DAC Write Index register auto-increments by 1.
- 5. Go to step 2.

If bit 2 of the Extended RAMDAC Control register (CR55) is set to 1 to enable the General I/O Port read function, a read of 3C8H retrieves data from an external input buffer. The data is transmitted via GD[7:0] to AD[7:0] for a PCI bus configuration and directly to SD[7:0] for a VL-Bus configuration.

RAMDAC Data Register (DAC_DATA)

Read/Write

Address: 3C9H

Power-On Default: Undefined

This register is a data port to read or write the contents of the ocation in the color look-up table pointed to by the DAC Read Index or the DAC Write Index registers.

								_
7	6	5	4	3	2	1	6	
		DAC	READA	WRITE D	ATA		7	V
							11	_

Bits 7-0 DAC READ/WRITE DATA

To prevent "snow flicker" on the screen, an application reading data from or writing data to the DAC Data register should ensure that the BLANK input to the RAMDAC is asserted. This can be accomplished either by restricting data transfers to retrace intervals, checking bit 3 of the lappy catus 1 register (3?AH) to determine when retrace is occurring, or by using the screen-off bit in the Clocking Mode register of the se-





Section 17: S3 VGA Register Descriptions

ViRGE has additional registers to extend the functions beyond VGA. These registers and located in CRT Controller address space at locations not used by the IBM® VGA. These registers are read/write protected at power-up by hardware reset. In order to read/write these registers, the Register Lock 1 register (CR38) must be loaded with a changed key pattern (see the legister description). The registers will remain unlocked until the key pattern is reset by altering a significant bit.

In the following register descriptions, 'R' stands for reserved (Write Dread a undefined). See Appendix A for a table listing each register in this section and its page parable.

Device ID High Register (CR2D)

Read Only

Address: 375H, Ipdex 2DN

Power-On Default: 56H

This register should contain the same value as the upper byte of the PCI Device ID (Index 02H) register.




Device ID Low Register (CR2E)

Read Only

Addless: 375H, Index 2EH

Power-On Default 31



Bits 7-0 CHIP ID LOW



Revision Register (CR2F)

Read Only

Address: 375H, Index 2FH

Power-On Default: See Description

7	6	5	4	3	2_	1	0
		F	REVISIO	N LEVEI	_		

Bits 7-0 REVISION LEVEL

Hardwired to 80H for the first version on ViRGE. This will change with later steppings.

Chip ID/REV Register (CHIP-ID/REV) (CR30)

Read Only

Address: 375H, Index 30H

Power-On Default: E1H

When the software detects EH in the upper nibble of this register it should then use CR2D, CR2E and CR2F for chip ID information.

7	6	5	4	3	2	1	1	
	CHI	PID		R	EVISIO	ST	ATU	Ŕ

Bits 7-0 CHIP ID AND REVISION STATUS

Memory Configuration Register (MSM_SMFG/ (CR3)

Read/Write

Address: \$15H, Index 31H

Power-On Default: 00H

7	6	5		1 8	7	1	0
	HST	OLD/	SAR	ENH	VGA		CPUA
R	DFF	17	(16 \	MMP)	16B	R	BASE

Bit 0 PUA PASE - Enable Base Address Offset

0 = Address offset bits 3-0 of CR35 and bits 3-2 of CR51 or the new address offset bits (5-0 of CR6A) are disabled

Address offset bits 3-0 CR35 and bits 3-2 of CR51 or the new address offset bits (5-0 of CR6A) are enabled for specifying the 64K page of display memory. Bits 5-0 of CR6A are used if this field contains a non-zero value. This allows access to up to 4 MBytes of display memory through a 64K window.

Bit 1 Reserved



Bit 2 VGA 16B - Enable VGA 16-bit Memory Bus Width

0 = 8-bit memory bus operation

1 = Enable 16-bit bus VGA memory read/writes

This is useful in VGA text modes when VGA graphics controller functions are typically not used.

Bit 3 ENH MAP - Use Enhanced Mode Memory Mapping

0 = Force IBM VGA mapping for memory accesses

1 = Force Enhanced Mode mappings

Setting this bit to 1 overrides the settings of bit 6 of CR14 mobit 3 of CR17 and causes the use of doubleword memory addressing mode. Also, the function of bits 3-2 of GR6 is overridden with a fixed 64K map at A0000b.

Bits 5-4 OLD-DSAD 17, 16 - Old Display Start Address Bits 7-16
Bits 17-16 of start address (CRC, CRD) and cursor location (CRE, CRF)

Bits 1-0 of the Extended System Control 2 register (CR51) are bits 19-18 of the address and enable access to up to 4 MBytes of hisplay memory. If a value is programmed into bits 3-0 of the Extended System Control 3 register (CR69), this value becomes the upper 4 bits of the display start base address and bits 5-4 of CR31 and bits 1-0 of CR51 are ignored.

Bit 6 HST DFF - Enable High Speed Text Display Forty Fetch Mode

0 = Normal font access mode

1 = Enable high speed text display

Setting this bit to 1 is only equiped for DCLI rates greater than 40 MHz. See bit 5 of CR3A.

Bit 7 Reserved

Backward Compatibility 1 Register (RKW) 1) (CR32)

Read/Write

Power-On Default: 00h

ddress. 325H, Index 32H

ı	7	6	5	T	4	3	2	1	0
	R	VGA FXPG	(F)			R	R	R	R

Bits 3-0 Reserved

Bit 4 INT EN -Interrupt Enable

0 = All interrupt generation disabled

1 = Interrupt generation enabled

Bit 5 Reserved



Bit 6 VGA FXPG - Use Standard VGA Memory Wrapping

0 = Memory accesses extending past a 256K boundary do not wrap

1 = Memory accesses extending past a 256K boundary wrap at the boundary

The standard 256K VGA memory page always ends on a natural 256K boundary and accesses beyond this boundary will wrap. If the starting address is moved via bits of CR69 (or bits 5-4 of CR31 and bits 1-0 of CR51), the 256K page may not end and 256K boundary and accesses past the boundary will not wrap. This is the case when this bit is cleared to 0. For standard VGA compatibility when the page base solvers is moved, this bit is set to 1 to cause wrapping at a 256K boundar

Bit 7 Reserved

Backward Compatibility 2 Register (BKWD_2) (CR33)

Read/Write

Address: 375H, Index 33H

Power-On Default: 00H

7	6	5	4	3	2	1	
	LOCK	BDR	LOCK	VCLK=		DIS (
R	PLTW	SEL	DACW	-DCK	R	VDE `	۸

Bit 0 Reserved

Bit 1 DIS VDE - Disable Vertical & tedsion Bits Write Protection

0 = VDE protection enabled

1 = Disables the write protect the bit 7 of CR11 on bits 1 and 6 of CR7

Bit 2 Reserved

Bit 3 VCLK = -DCK - VCLK is inverted DCLK

0 = VCLK is the external VCLK (bass-through feature connector clock input enabled)
or is divided by 2 for 4 bits/pixel modes (see bit 6 of AR10 or bit 4 of CR3A) or is the internal DCLK (if neither of the first two cases apply)

1 = VCLK is forced to inverted DCLK

Bit 4 LOCK DAGW - Dock AMMDAC Writes

0 = Enable writes to RAMDAC registers

ble writes to RAMDAC registers

Bit 5 (BIL)R SEI - Blank/Border Select

BLANK active time is defined by CR2 and CR3

BLANK is active during entire display inactive period (no border)

Bit 6 LOCK PLTW - Lock Palette/Border Color Registers

0 = Unlock Palette/Border Color registers

1 = Lock Palette/Border Color registers

Bit 7 Reserved



Backward Compatibility 3 Register (BKWD_3) (CR34)

Read/Write

Address: 375H, Index 34H

Power-On Default: 00H

7	7 6 5		4	3	2	1	0
			ENB		PCI	PCI	PCI
R	R	R	SFF	R	RET	ABT	SNP

Bit 0 PCI SNP - PCI DAC snoop method

0 = Handling of PCI master aborts and retries during DAZ cy lled by bits 1 and 2 of this register

1 = PCI master aborts and retries are not handled during

Bit 1 PCI ABT - PCI master aborts during DAC cycles

0 = PCI master aborts handled during DAC cycles

1 = PCI master aborts not handled during DAC cycles

Bit 0 of this register must be cleared to 0 bit to be effective.

Bit 2 PCI RET - PCI retries during DAC cycles

0 = PCI retries handled during DAC cvcle

1 = PCI retries not handled during DAC cycles

Bit 0 of this register must be cleared to Ovorthis bit to be effective.

Bit 3 Reserved

Bit 4 ENB SFF - Enable Start/Display Reton Register

0 = Start Display FIFO Fetch register (OR3B) disabled 1 = Start Display FIFO Fetch register (CR3B) enabled

Bits 7-5 Reserved



CRT Register Lock Register (CRTR_LOCK) (CR35)

Read/Write

Address: 375H, Index 35H

Power-On Default: 00H

7	6	5	4	3	3 2		0
		LOCK	LOCK	OLD-	CPU-BA	SE-ADD	RESS
R	R	HTMG	VTMG	17	16	_15	14

Bits 3-0 OLD-CPU-BASE-ADDRESS

CPU Base Address bits 17-14. These four bits define the PV address base in 64 KByte units of display memory. These bits are added with OPU address bit 17 (MSB of video memory addressing) to bit 14 for display buffer accesses.

Bits 3-2 of the Extended System Control 2 register (CR3() are bits 19-18 of the address and enable access to up to 4 MBytes of display meloory. Wa value is programmed into bits 5-0 of the Extended System Control 4 register (CR6A), this value becomes the upper 6 bits of the CPU base address and bits 30 of CR35 and bits 3-2 of CR51 are ignored.

Bit 4 LOCK VTMG - Lock Vertical Timing Registers

0 = Vertical timing registers are unlocked

1 = The following vertical timing registers

CR6

CR7 (bits 7.5.3.2.0)

CR9 (bit 5)

CR10

CR11 (bits 3-0)

CR15

CR16

CR6, CR7 registers are also locked by 7 of the Vertical Retrace End register (CR11).

Lock Horizon Timing Registers Bit 5 LOCK HTMG

0 = Horizontal liming registers are unlocked

1 = The following horizontal timing registers are locked:

CR00

All these registers (except bit 2 of CR17) are also locked by bit 7 of the Vertical Retrace End register (CR11).

Bit 7-6 Reserved



Configuration 1 Register (CONFG_REG1) (CR36)

Read/Write*

Address: 375H, Index 36H

Power-On Default: Depends on Strapping

* Bits 1-0 are read only. The other bits can be written only after 0A5H is written to CR39

This register samples the reset state from PD bus pins [7:0]. Other configuration strapping bits are found in CR37, CR68 and CR6F.

7	6 5	5	4	3	2	1	0	
MEM SIZE		VBE	MEM	MODE	SYS	BUS		

Bits 1-0 SYS BUS - Select System Bus Interfaced

00 = Reserved

01 = VL-Bus

10 = PCI Bus

11 = Reserved

Bit 3-2 MEM MODE - Memory Page Mode Select

00 = 1-cycle EDO mode

01 = Reserved

10 = 2-cycle EDO mode

11 = Fast page mode

Bit 4 VBE - Video BIOS Access Enable VL\Bus bnly

0 = Disable video BIOS accesses

1 = Enable video BIOS agcesse

Bits 7-5 MEM Size - Memory Size

000 = 4 MBytes

100 = 2 MBytes

110 = 1 MByte

All other values are reserved



Configuration 2 Register (CONFG_REG2) (CR37)

Read/Write*

Address: 375H, Index 37H

Power-On Default: Depends on Strapping

* These bits can be written only after 0A5H is written to CR39.

This register samples the reset state from PD bus pins [15:7]. Other configuration strapping bits are found in CR36, CR68 and CR6F.

7	6	5	4	3	2	1	0
R	R	R	RS	CS	VBS	R	EV

Bit 0 EV - Enable ViRGE (VL-Bus only)

0 = Disable ViRGE except for video BIOS accesses

1 = Enable ViRGE

Bit 1 Reserved

Bit 2 VBS - Video BIOS Size (VL-Bus only)

0 = 64-KByte video BIOS ROM

1 = 32-KByte video BIOS ROM

Bit 3 CS - Clock Select

0 = Use external DCLK on pin \$56and external MCLK on pin 146 (test purposes only)

1 = Use internal DCLK, MCLM

Bit 4 RS - RAMDAC Write Snooping (VL bus on V)

0 = Disable LOCA/SRDX for RANDAS writes

1 = Enable LOCA/SRDY for KAMDAC Writes





Register Lock 1 Register (REG_LOCK1) (CR38)

Read/Write

Address: 375H, Index 38

Power-On Default: 00H

Loading 01xx10xx (e.g., 48H) into this register unlocks the S3 VGA register set for read/whites.

7	6	6 5 4		3	2	1	0
= 0	= 1			= 1	= 0		

Register Lock 2 Register (REG_LOCK2) (CR39)

Read/Write

Address: 375H, Index 39

Power-On Default: 00H

Loading 101xxxxx (e.g., A0H) unlocks the system control and system extension registers for reading/writing (x = don't care). Loading A5H allows bits 7-2 of CR36, bits 7-0 of CR37 and bits 7-0 of CR68 to be written.

7	6	5	4	3	2	1_	So /	′
= 1	= 0	= 1						/
							X / X / X	
						1 /) "	
						H	\checkmark)	
					//	. 11		
)/ //	\checkmark	
				\sim	\vee	/ \	,	
					\mathbf{X}			
			_	_ / `				
				1		>		
			_/	1	· >			
				1 1				
		- ($\parallel \parallel \rfloor$)			
		Ţ	()	\				
			1 / 1))				
	/	\sim	<i>`\</i>					
	- 1	(,	\sim					
	\))					
	•	\vee	/					



Miscellaneous 1 Register (MISC_1) (CR3A)

Read/Write

Address: 375H, Index 3AH

Power-On Default: 00H

7	6	6 5 4		3	2	1 0		
PCIRB		HST	ENH	TOP	ENB	REF-	-CNT	
DISA	R	DFW	256	MEM	RFC	1	0	

Bits 1-0 REF-CNT - Alternate Refresh Count Control

00 = Refresh Count 0

01 = Refresh Count 1

10 = Refresh Count 2

11 = Refresh Count 3

If enabled by setting bit 2 of this register to 1, these bits override the refresh count in bit 6 of CR11 and specify the number of refresh cycles per horizontal line.

Bit 2 ENB RFC - Enable Alternate Refresh Count Control

0 = Alternate refresh count control (bits 1-0) is gisabled

1 = Alternate refresh count control (bits 1-0) is enable

Bit 3 TOP MEM - Enable Top of Memory Access

0 = Top of memory access disabled

1 = Simultaneous VGA text and Enhanced modes are enabled. CPU and CRTC accesses are then directed to the top 12- or 64-KByte area of display memory depending on whether aldress bit 13 is 0 or 1 respectively.

Bit 4 ENH 256 - Enable 8 Bits Pixel of Creater Color Enhanced Mode

0 = Attribute controller shift registers configured for 4-bit modes

1 = Attribute controller shift register configured for 8-, 16- and 24-bit color Enhanced modes

Bit 5 HST DFW - Enable High Speed Text Font Writing

0 = Disable high speed text tent writing

1 = Enable high speed text font writing

Setting this bit to he only required for DCLK rates greater than 40 MHz. See bit 6 of CR31.

Bit 6 Reserved

Bit 7 PCIRB DISA PCI Read Bursts Disabled

0 = CI read burst cycles enabled

1 PCI read burst cycles disabled

Note: Bit 7 of CR66 must be set to 1 before this bit is set to 1.



Start Display FIFO Register (DT_EX_POS) (CR3B)

Read/Write

Address: 375H, Index 3BH

Power-On Default: 00H

This value must lie in the horizontal blanking period and is typically 5 less than the value grammed in CR0. This parameter helps to ensure that adequate time is available during harizon blanking for activities such as RAM refresh that require control of the display melmory. Bit 9 value is bit 6 of CR5D. This register must be enabled by setting bit 4 of CR34 to 1.

7	6	5	4	3	2	1	0					
		START	START DISPLAY FIFO FETCH									

Bits 7-0 START DISPLAY FIFO FETCH

9-bit Value = the time in character clocks from the active display spart until the restart of fetching of FIFO data after the start of horizontal blanking. This register contains the low-order 8 bits of this value.

Interlace Retrace Start Register (IL_RTSTART) (CR3C

Read/Write

Address: 3?5H, Index 3CH

Power-On Default: 00H

This value allows determination of the even/odd display starting positions when operating in an interlaced mode. This register of CR42.

7	6	5	4	3,	Z	Z	2/	N	1	Y	0
	INTE	RLACE	RETRAC	CE ST	AR	T	03	TION	V		

Bits 7-0 INTERLACE DETRACE POSITION

Value = offset in terms of character clocks for Interlaced mode start/end in even/odd

frames.







Section 18: System Control Register Description

System Control registers are configuration registers, mode control registers, and halfware graphics cursor control registers. They are positioned in the same indexed register space as VGA S3 registers. All of these registers are read/write protected at power-up by hardware reset. In order to read/write these registers, the Register Lock 2 register (CR39) must be loaded with a key partern (see the register description). The registers will remain unlocked until the key partern is reset by changing a significant bit.

In the following register descriptions, 'R' stands for resented o read = undefined). See Appendix A for a table listing each of the registers in this section and its ge number.

System Configuration Register (SYS CNFG) (ER4

Read/Write

Address: 375k

Power-On Default: 30H

7	6	5	4	3/	/2/	$\sqrt{1/2}$	0
		WDL	RDY				EN
=0	=0	DLAY	CTL	R \	, PC	R	ENH

Bit 0 EN ENH - Enable Enhanced

0 = Enhanced togister access disabled

1 = Enhanced register access enabled

Bits 3-1 Reserved

DY_CTL-Ready Control (VL-Bus only)

Minipular Owait state delay from SADS asserted to assertion of SRDY. Address latching occurs during the T1 cycle.

finimum 1 wait state delay from SADS asserted to assertion of SRDY (Default)

With this setting, bit 3 of CR58 determines when the address is latched.

Bit 5 Reserved = 1 (Default)

Bits 7-6 Reserved = 00b



BIOS Flag Register (BIOS_FLAG) (CR41)

Read/Write

Address: 375H, Index 41H

Power-On Default: 00H

7	6	5	4	3	2	1	0
		BIO	S-FLAG-	REGIST	ER-1		

Bits 7-0 BIOS-FLAG-REGISTER-1 Used by the video BIOS.

Mode Control Register (MODE_CTL) (CR42)

Read/Write

Address: 375H, Index 42H

Power-On Default: 00H

INTL B B MODE B B B B	7	6	5	4	3	2	1
R R MODEL R R R R			INTL				
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	R	R	MODE	R	R	R	R

Bits 4-0 Reserved

Bit 5 INTL MODE - Interlaced Mode

0 = Noninterlaced

1 = Interlaced

This bit enables the function of CR3

Bits 7-6 Reserved



Extended Mode Register (EXT_MODE) (CR43)

Read/Write

Address: 375H, Index 43H

Power-On Default: 00H

7	6	5	4	3	2	1	0
HCTR					OLD		
X2	R	R	R	R	LSW8	R	R

Bits 1-0 Reserved

Bit 2 OLD LSW8 - Logical Screen Width Bit 8

This is an extension of the Offset (Screen Width) register (CR 3). This is disabled if bits 5-4 of the Extended System Control 2 register (CR 3) are not 00b.

Bits 6-3 Reserved

Bit 7 HCTR X2 - Horizontal Counter Double Mode

0 = Disable horizontal counter double mode

1 = Enable horizontal counter double mode (horizontal CRT parameters are doubled)

Hardware Graphics Cursor Mode Register (HGC_MODE) (\$R45)

Read/Write

Address: 375H, Mex 45H

Power-On Default: 00H

7	6	5	4	3/	/2/	1/1	0
R	R	R	HWGC 1280	A		R	HWGC ENB

Bit 0 HWGC ENB Hardware Graphics Cursor Enable

0 = Hardware graphics cursor disabled in any mode

1 = Hardware graphics cursor enabled in Enhanced mode

Bits 3-1 Reserved

Bit 4 WGC 280 Hardware Cursor Right Storage

Function disabled

1 For bts/pixel, the last 256 bytes in each 1-KByte line of the hardware cursor start addless become the hardware graphics cursor storage area. For 8 bits/pixel, the last 5½ bytes in each 2-KByte line of the hardware cursor start address become the bardware graphics cursor storage area. In either case, bits 1-0 of CR4D must be 11b.

Bits 7-5 Reserved



Hardware Graphics Cursor Origin-X Registers (HWGC_ORGX(H)(L)) (CR46, CR47)

Read/Write

Address: 375H, Index 46H, 47H

Power-On Default: 0000H

The high order three bits are written into CR46 and the low order byte is written into CR46

15	14	13	12	11	10	9	8	7	6	5	4	3	\prod	2	X	1/0)
R	R	R	R	R	HWG	CORG	X (H)			Н١	NGC C	RG >	(IL	D	>		

Bits 10-0 HWGC ORG X(H) (L) - X-Coordinate of Cursor Left Side

Bits 15-11 Reserved

Hardware Graphics Cursor Origin-Y Registers (HWGC_ORGY(H)(L)) (\$R48, CR49)

Read/Write

Address: 375H, Index 48H, 49h

Power-On Default: Undefined

The high order three bits are written into CR48 and the low order byte is written into CR49.

15	14	13	12	11	10	9	/8		X	1	6	Z	5	4	3	2	1	0
R	R	R	R	R	HWG	C OR	X	Ŋ			V		H	WGC C	RG Y	(L)		

Bits 10-0 HWGC ORG Y (H)(L) - Coordinate Cursor Upper Line
The cursor X, Y position is registered your writing HWGC ORG Y (H).

Bits 15-11 Reserved

Hardware Graphics Cursor Fareground Color Stack Register (HWGC_FGSTK) (CR4A)

Read/Write

Address: 3?5H, Index 4AH

Power-On Default: Undefined



Bits 7-0 TRUE COLOR FOREGROUND STACK (0-2)

Three foreground color registers are stacked at this address. The stack pointer (common with CR4B) is reset to 0 by reading the Hardware Graphics Cursor Mode register (CR45). Each write to this register (CR4A) increments the stack pointer by 1, so three writes provide 24 bits of true color information.



Hardware Graphics Cursor Background Color Stack Register (HWGC_BGSTK) (CR4B)

Read/Write

Address: 375H, Index 4BH

Power-On Default: Undefined

7	6	5	4	3	2	1	0
	TRUE	COLOF	BACK	ROUNE	STACK	(0-2)	

Bits 7-0 TRUE COLOR BACKGROUND STACK (0-2)

Three background color registers are stacked at this address. The stack pointer (common with CR4A) is reset to 0 by reading the Hardware Graphics Curson mode register (CR45). Each write to this register (CR4B) increments the stack pointer by 1, so three writes provide 24 bits of true color information.

Hardware Graphics Cursor Storage Start Address Registers (HWG& STA(H)(N)CR4C, CR4D)

Read/Write

Address: 375H, Index 4CH, 4DH

Power-On Default: Undefined

The high order four bits are written into CR4C and the low order bate is written into CR4D.

15	14	13	12	11	10	9	8	W.	9	1	/5	4	3	2	1	0
R	R	R	R	1	HWGC	STA(H		/_	$/\!\!/$		_	HWGC	STA(L)		

Bits 11-0 HWGC STA(H)(L) - Hardware Grannics Cursor Storage Start Address

Bits 15-12 Reserved

Hardware Graphics Cursor Pattern Display Spart X-PXL-Position Register (HWGC_DX) (CR4E)

Read/Write

Address: 375H, Index 4EH

Power-On Default: Ungefined

7	6	5		1	4		1	3	2	1	0
R	R		7	Н	NG)r	24	T DIS	P STAR	T X-POS	

Bits 5-0 HWGC AAT DISP START X-POS - HWGC Pattern Display Start-X Pixel Position

This value is the offset (in pixels) from the left side of the 64x64 cursor pixel pattern from which the cursor is displayed. This allows a partial cursor to be displayed at the left border of the display.

Bits 7-6 Reserved



Hardware Graphics Cursor Pattern Disp Start Y-PXL-Position Register (HGC_DY) (CR4F)

Read/Write

Address: 375H, Index 4FH

Power-On Default: Undefined

7	6	5	4	3	2	1	0
R	R		HWGC	PAT DIS	P STAR		

Bits 5-0 HWGC PAT DISP START Y-POS - HWGC Pattern Display Stage-Y Rixel Posizio

This value is the offset (in pixels) from the top of the 64x64 cursor pixel pattern from which the cursor is displayed. This allows a partial cursor to be displayed at the top

of the display.





Section 19: System Extension Register Descriptions

These registers provide extended system and memory control, external sync control and addressing window control. They are enabled in the same way as the System Control register via the Register Lock 2 register (CR39).

In the following register descriptions, 'R' stands for reserved (write—0) read = undefined). See Appendix A for a table listing each of the registers in this section and its page number.

Extended System Control 2 Register (EX_SCTL_2) (CR51)

Read/Write

Address: 375H, Index 51H

Power-On Default: 00H

								\		1
	7	6	5	4	3		M_{1}		70/	
			LOG-9	SCR-W	OLD-	CBAP	18	Q- D	søb	
ĺ	R	R	9	8	19 /	/ 8 /	1	﴾ //	18	

- Bits 1–0 OLD-DSAD Old Display Start Address Bits 19-18

 These are extension bits of Mamory Configuration register (CR31) bits 5-4 (Display Start Base Address). While upper 4 display start address bits are programmed into bits 3-0 of CR39, these bits and bits 5-4 of CR31 are ignored.
- Bits 3-2 OLD-CBAD Old SPU Base Address Bits 19-18
 These are extension bits of CRT Register Lock register (CR35) bits 3-0 (CPU Base Address). They becomes bits 19-18 of the CPU base address, enabling access to up to 4
 MBytes of display memory. If the upper 6 CPU base address bits are programmed into bits 3-0 of CR5A, these bits and bits 3-0 of CR35 are ignored.
- Bits 5-4 LOG-SCR-W Logical Screen Width Bits 9-8
 These are two extension bits of the Offset register (CR13). If the value of these bits is not 00b, bit 2 of the Extended Mode register (CR43) is disabled.

Bits 7-6 Reserved



Extended BIOS Flag 1 Register (EXT_BBFLG1) (CR52)

Read/Write

Address: 375H, Index 52H

Power-On Default: 00H

7	6	5	4	3	2	1	0
		EXT-B	OS-FLA	G-REGIS	STER-1		

Bits 7-0 EXT-BIOS-FLAG-REGISTER-1

Reserved for use by the video BIOS.

Extended Memory Control 1 Register (EX MCTL 1) (CR53)

Read/Write

Address: 375H, Index 53H

Power-On Default: See Bit Descripitions

7	6	5	4	3	2	1	7	,
	1	ммю	MN	VIO	BIG E	V	1	
R	NBL	WIN	SEL	.ECT	LIN A	ADDR	1)	√ F
								4

Bit 0 Reserved

Bits 2-1 BIG ENDIAN LIN ADDR -Data Byte swap (linear addressing only)

00 = No swap (Default)

01 = Swap bytes within each work 10 = Swap all bytes idoubley ords bytes reversed)

11 = Reserved

Bits 4-3 MMIO SELEC 00 = Disable MMIO (Default of VL-Bus)

01 = New MMN (rejocatable) enabled (Default for PCI)

10 = Trio64-type MMO enabled at window selected by bit 5 of this register

11 = Trio6/Ftype MMIO and new MMIO enabled

Refer to the MMO explanation in Section 15 for more information.

Bit 5 Trip64-type MMIO Window

Trio 4-type MMIO window enabled at A8000H - AFFFFH. A0000H - A7FFF

available for image transfers (Default)

Nio64-type MMIO window enabled at B8000H - BFFFFH. A0000H - B7FFFH are not used (no image transfer area)

Bits 4-3 of this register must be programmed to 10b for this bit to be effective.



Bit 6 SWP NBL - Swap Nibbles

0 = No nibble swap (Default)

1 = Swap nibbles in each byte of a linear memory address read or write operation

Bit 7 Reserved

Extended Memory Control 2 Register (EX_MCTL_2) (CR54)

Read/Write

Address: 375H, Index 54H

Power-On Default: 00H

7	6	5	4	3	2	1	0
R	R ·	R	R	R	R	BIG E	NDIAN

Bits 1-0 BIG ENDIAN - Big Endian Data Byte Swap (not linear addressing or image writes)

00 = No swap (Default)

01 = Swap bytes within each word

10 = Swap all bytes in doublewords (bytes everyed)

11 = Swap according to BE[3:0] (VL-Bys) or C/BE/3:0] (PCI)

Byte enable settings for a bit setting of b:

0000 = Swap all bytes in doublewords (bytes reversed)

0011 = Swap bytes within selected word

1100 = Swap bytes within selected word

All other values = no swap

Bits 7-2 Reserved

Extended RAMDAC Control Register XX_DAC_CT) (CR55)

Read/Write

Address: 3?5 Index 55H

Power-On Default: 00H

				_	7)				
7	6	5		4	1	//3 >	2	1	0
TOFF VCLK	R ,	4		MS X11)) R	ENB GIR	R	R

Bits 1-0 Reserved



Bit 2 ENB GIR - Enable General Input Port Read (VL-Bus)

0 = RAMDAC reads enabled

1 = General Input Port read enabled

When this bit is set to 1 and SR1C_10 = 01b, the GPIOSTR strobe for reading General Input Port data is generated when 3C8H is read. The data is transmitted directly to SD[7:0] for VL-Bus configurations. PCI configurations must use the SPB General Input Port capability.

Bit 3 Reserved

Bit 4 MS/X11 - Hardware Cursor MS/X11 Mode 0 = MS-Windows mode (Default) 1 = X11-Windows mode

This bit select the type of decoding used for the 646642 storage array of the hardware graphics cursor. See the Programming the Hardware Cursor section for a description of the decoding.

Bits 6-5 Reserved

Bit 7 TOFF VCLK - Tri-State Off VCLK Output 0 = Normal operation 1 = VCLK output is tri-stated off

External Sync Control 1 Register (EX_SYNC_N\CR56)

Read/Write Power-On Default: 00H Address: 375H, Index 56H

7	6	5	4	(3)		2/	1	0
				1	1/	PIS	DIS	
R	R	R	. R/	7		NY	HSYN	R

Bit 0 Reserved

Bit 1 DIS HS NN Tri-state of HSYNC

0 = HS NC output buffer tri-stated on
1 = HS NC output ouffer tri-stated off

Bit 2 DIS VSYN -Tri-state off VSYNC

= VSYNC output buffer tri-stated on

1 VSYNC output buffer tri-stated off

Bits 7-3 Reserved



Linear Address Window Control Register (LAW_CTL) (CR58)

Read/Write

Address: 375H, Index 58H

Power-On Default: 00H

7	6	5	4	3	2	1	0
RAS			ENB	LAT		LAW	-SIZE
PRE	R	R	LA	DEL	R	1	0

Bits 1-0 LAW-SIZE - Linear Address Window Size

00 = 64 KBytes (Default)

01 = 1 MByte

10 = 2 MBytes

11 = 4 MBytes

Bit 2 Reserved

Bit 3 LAT DEL - Address Latch Delay Control (VL28)

0 = Address latching is delayed one clock (T2)

1 = Address latching occurs in the T1 cycle

This bit is effective only when one decode wait state if selected by setting bit 4 of CR40 to 1.

Bit 4 ENB LA - Enable Linear Addressing

0 = Disable linear addressing (Defaul

1 = Enable linear addressing

Enabling linear addressing disables access to the A000H-AFFFH region unless banking is enabled via bit of CB1, the window size is set to 64K via bits 1-0 of this register and A000H is specified as the base in CR59-5A.

This bit is ORed with MM \$600 A and is equivalent to it.

Bits 6-5 Reserved

Bit 7 RAS PRE - RA

RAS PRF - RAS Pre-charge Time Adjust 0 = RAS pre-charge (high) time is defined by CR68_3 or MM8204_1.

pre-change (high) time is decreased by 0.5 MCLKs over that specified by and the corresponding RAS low time (CR68_2) is increased by 0.5 . This leaves the total cycle time unchanged.



Linear Address Window Position Registers (LAW_POS(X) (CR59-5A)

Read/Write

Address: 375H, Index 59H-5AH

Power-On Default: 000AH (VL-Bus), 7000H (PCI)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	Y	10	7
												\leq	7	eg]	

CR59 contains the upper byte (15-8) and CR5A contains the lower byte (7.0). These registers specify the Linear Address Window Position in 32-bit CPU address space. The Linear Address Window resides on a 64KB, 1MB, 2MB or 4MB memory boundary (size-aligned boundary), some LSBs of this register (illustrated by "xx..xx" in the following table) are ignored because of the size aligned boundary scheme.

LAW Size						ess Wi		K		 -
64KB	31-25	24	23	22	21	20	1	18	17	16
1MB	31-25	24	23	22	21	20	XX	XX	\ xx	XX
2MB	31-25	24	23	22	21	/xx/	XX	X	XX	XX
4MB	31-25	24	23	22	XX ,	/ */		X X	xx	xx

Bits 15–0 LINEAR-ADDRESS-WINDOW-POSITION LA Vindow Position Bits 31-16
16-bit Value = the linear address vindow position ju 32-bit CPU address space.

Bits 31-23 are common with bits 31-23 of the base address programmed into the PCI Base Address 0 register at address 10H-12H Writes to these bits in either register will also be written to the other. In general, the bits should be programmed via the PCI configuration register. Writes to Ch59 and CR5A should be read-modify-writes that do not change bits 31-23.

If a 64K window is specified and bit of CR31 is set to 1, bits 5-0 of CR6A specify the 64K page of display monors to be accessed through a 64K window located at the address specified in these registers.



General Output Port Register (GOUT_PORT) (CR5C)

Read/Write

Address: 375H, Index 5CH

Power-On Default: 00H

7	6	5	4	3	2	1	0
		GE	NERAL	OUT PO	RT		

Bits 7-0 GENERAL OUT PORT

This register can be used in a variety of ways. See Section 12—for a complete description.

Extended Horizontal Overflow Register (EXT_H_OVF) (CR5D

Read/Write

Address: 375H, Index 5DH

Power-On Default: 00H

7	6	5	4	3	2	1	V
	SFF	EHS	SHS	EHB	SHB	HOE	NHT (
R	8	6	8	7	8	8_	1/8

Bit 0 HT 8 - Horizontal Total (CRA Bit

Bit 1 HDE 8 - Horizontal Display Englice Bit

Bit 2 SHB 8 - Start Horizontal Blank (CR2) Bit 8

Bit 3 EHB 7 - End Horizontal Plank (CR3) Bit 7

Bit 4 SHS 8 - Start Horizontal Symp Position (CR4) Bit 8

Bit 5 EHS 6 - End Horzontal Sync (CR5) Bit 6

Bit 6 SFF 8 Shart FIRO Fetch (CR3B) Bit 8

Bit 7 Reserve



Extended Vertical Overflow Register (EXT_V_OVF) (CR5E)

Read/Write

Address: 375H, Index 5EH

Power-On Default: 00H

7	6	5	4	3	2	1	0
	LCM		VRS		SVB	VDE	VT
R	10	R	10_	R	10	10	10

Bit 0 VT 10 - Vertical Total (CR6) Bit 10

Bit 1 VDE 10 - Vertical Display End (CR12) Bit 10

Bit 2 SVB 10 - Start Vertical Blank (CR15) Bit 10

Bit 3 Reserved

Bit 4 VRS 10 - Vertical Retrace Start (CR10) Bit 10

Bit 5 Reserved

Bit 6 LCM 10 - Line Compare Position (CB18) Bit 10

Bit 7 Reserved

Extended Memory Control 4 Register (EXT-MCT) (CR61

Read/Write

Power-On Default: 00H

Address: 3(75), Index 6)

7	6	5	4/	*3	K	1/2		1	0
R	BIG EN	NDIAN	FK	R		B	/	R	R

Bits 4-0 Reserved

Bits 6-5 BITENDIAN - Big Endian Data Bye Swap (image writes only)

00 = No swap (Default)

01 = Swap bytes within each word

10 = Swap all bytes in doublewords (bytes reversed)

Reserved

Bit 7 Reserve



Extended Miscellaneous Control Register (EXT-MISC-CTL) (CR65)

Read/Write

Address: 375H, Index 65H

Power-On Default: 00H

7	6	5	4	3	2	1	0
		DEI	LAY BLA	ANK			
R	R	2	1	0	R	R	R

Bits 2-0 Reserved

Bits 4-3 DLK BLANK - Delay BLANK by DCLK

000 = No delay of BLANK

001 = Delay BLANK for 1 DCLK

010 = Delay BLANK for 2 DCLKs

011 = Delay BLANK for 3 DCLKs

100 = Delay BLANK for 4 DCLKs

101 = Delay BLANK for 5 DCLKs

110 = Delay BLANK for 6 DCLKs

111 = Delay BLANK for 7 DCLKs

Bits 7-5 Reserved

Extended Miscellaneous Control 1 Register (EXT-MISC-1) (CR66

Read/Write

Address: 375H, hodex 66H

Power-On Default: 00H

7	6	5	4	3	$\frac{\sqrt{2}}{2}$	1	0
PCI DE	TOFF PADT	R	R 🆍	PCI	18/	RST	ENBL ENH

Bit 0 ENBL ENH - Enable Enhanced Functions

0 = Enable/VSA and VSSA planar (4 bits/pixel) modes

1 = Enable all other roades (Enhanced and VESA non-planar)

This bit has the same function as MM850C_0. It enables operation of the S3D Engine.

Bit 1 RS

RST - Resel 0 = No operation

= Settware reset of S3D Engine and memory controller

Setting this bit has the same effect as setting MM8054_15-14 (Write) to 10b.

Bit 2 Reserved



- Bit 3 PCI DISC PCI Disconnects
 - 0 = No effect
 - 1 = An attempt to write data with the Command FIFO or LPB Output FIFO full or to read data with the Command FIFO not empty generates a PCI bus disconnect cycle

Bit 7 of this register must also be set to 1 to enable this feature.

Bits 5-4 Reserved

Bit 6 TOFF PADT - Tri-State Off Pixel Address Bus

0 = Normal operation


1 = PA[15:0] are set to tri-state off

Bit 7 PCI DE - PCI bus disconnect enable

0 = PCI bus disconnect disabled

1 = PCI bus disconnect enabled

Setting this bit to 1 allows PCI burst cycles to be interrupted if AD[1:0] ≠ 00b or if the address during the burst goes outside the address carges sypported by ViRGE.





Extended Miscellaneous Control 2 Register (EXT-MISC-2)(CR67)

Read/Write

Address: 375H, Index 67H

Power-On Default: 00H

7	6	5	4	3	3 2		0
	COLOR	MODE		STRE	AMS		VCLK
3	2	11	0	MODE		R	PHS

Bit 0 VCLK PHS - VCLK Phase With Respect to DCLK

0 = VCLK is 180° out of phase with DCLK (inverted)

1 = VCLK is in phase with DCLK

Bit 1 Reserved

Bits 3-2 STREAMS MODE

00 = Streams Processor disabled

01 = Secondary stream overlaid on VGA mgd background

10 = Reserved

11 = Full Streams Processor operation (secondary streams from all supported sources)

Bits 7-4 COLOR MODE - RAMDAC Color Mode

0000 = Mode 0: 8-bit color, 1 pixel/\

0001 = Mode 8: 8-bit color, 2 pixels

0011 = Mode 9: 15-bit color,

0101 = Mode 10: 16-bit cold

1101 = Mode 13: 24-bit color





Configuration 3 Register (CNFG-REG-3) (CR68)

Read/Write

Address: 375H, Index 68H

Power-On Default: Depends on Strapping

This is the third byte (along with CR36 and CR37) of the power-on strapping bits. CR65 contains the fourth byte. PD[23:16] are sampled on power-on reset and their states are written to bits 7-8 of this register. A5H must be written to CR39 to provide read/write access to this register.

7	6	5	4	3	2	1	0
MEM				RAS -	RAS -	CAS	CAS
BUS	BIOS AREA			PCG	LOW	LE	TE

Bit 0 CAS TE - CAS, OE Trailing Edge Delay MSB

00 = 0 delay

01 = 1 unit delay

10 = 2 units delay

11 = 3 units delay

The LSB for this field is MM8204_5. On less the railing edge of CAS/OE can be delayed by 0 or 2 units. After reset, software can change this delay to any of the four options by programming MM8204_5.

Bit 1 CAS LE - CAS, OE Leading Edge Delay MS

00 = 0 delay

01 = 1 unit delay

10 = 2 units delay

11 = 3 units delay

The LSB for this field is MM2204_6. On reset the leading edge of CAS/OE can be delayed by 0 or 2 units after reset, so ware can change this delay to any of the four options by programming MM2204_6.

Bit 2 RAS-LOW - BAS Low Timing Select

0 = 4.5 MCLR

1 = 3.5 MCLK

This parameter specifies the length of the RAS active time for a single row/column access. RAS may be have low longer to accommodate additional page mode accesses to the same row.

Bit 3 RAS-PCO-RAS Precharge Timing Select

0 = 3.5 MCLKs

=\2.5 MCLK

When BAS goes high to end a memory cycle, this parameter specifies the minimum period it must be held high before beginning another memory access cycle.

Bits 6-4 BIOS AREA

Reserved for use by the video BIOS.



Bit 7 MEM BUS - Memory Bus Size

0 = Memory bus size is 32 bits

1 = Memory bus size is 32 bits (1 MByte) or 64 bits (2 or 4 MBytes)

Extended System Control 3 Register (EXT-SCTL-3)(CR69)

Read/Write

Address: 375H, Index 69H

Power-On Default: 00H

7	6	5	4	3	2	1	0
R	R	R	R	DISPL	_AY-STA	RT-ADD	RESS

Bits 3-0 DISPLAY-START-ADDRESS

This field contains the upper 4 bits (19-16) of the display start address, allowing addressing of up to 4 MBytes of display memory. When not zero value is programmed in this field, bits 5-4 of CR31 and 1-0 of CR51 (the old display start address bits) are ignored.

Bits 7-4 Reserved

Extended System Control 4 Register (EXT-SQTL-4)(CR&A)

Read/Write Power-On Default: 00H Address: 3754, Index 64H

7	6	5	4	3	K	7	7	V	\sum	0
R	R		CP	UZBAGY	Ę-A	DD	RES			

Bits 5-0 CPU-BASE-AODRESS

This field contains the upper 6 bits (19-14) of the CPU base address, allowing accessing of up to 4 MRytes of display memory via 64K pages. When a non-zero value is programmed in this field, bits 3-0 of CR35 and 3-2 of CR51 (the old CPU base address bits) are ignored. Bit 0 of CR31 must be set to 1 to enable this field. If linear addressing is enabled and a 64 KByte window is specified, these bits specify the 64K page to be accessed at the base address specified in CR59 and CR5A. Otherwise, the base address is normally at A000H.

Bits 7-6 Reserved



Extended BIOS Flag 3 Register (EBIOS-FLG3)(CR6B)

Read/Write

Address: 375H, Index 6BH

Power-On Default: 00H

7	6	5	4	3	2	1	0
		EXT-BI	OS-FLA	G-REGIS	STER-3		

Bits 7-0 EXT-BIOS-FLAG-REGISTER-3

This register is reserved for use by the S3 BIOS.

Extended BIOS Flag 4 Register (EBIOS-FLG4)(CR6C)

Read/Write

Address: 375H, Index 6CH

Power-On Default: 00H

7	6	5	4	3	2	1	1/0	/
		EXT-BI	OS-FLA	G-REGIS	STER-4		//	

Bits 7-0 EXT-BIOS-FLAG-REGISTER-4

This register is reserved for use by the 33 Blos

Extended BIOS Flag 5 Register (CR6D)

Read/Write

Address: 375/H, Index 60/H

Power-On Default: 00H

This register is reserved for use by the BIQS





Extended BIOS Flag 6 Register (CR6E)

Read/Write

Address: 375H, Index 6EH

Power-On Default: 00H

This register is reserved for use by the BIOS.

7	6	5	4	3	2	1	0						
	RESERVED												

Bits 7-0 Reserved

Configuration 4 Register (CR6F)

See Bit Definitions

Address: 375H, Index 6FH

Power-On Default: Depends on Strapping

This is the fourth byte of power-on strapping bits. PDJ 8:241 free ampled at reset and the values are written to bits 4-0 of this register. A5H must be written to CR39 to replie read/write access to this register. This register will power up with a value of 1FP if any of PDJ 28:24] are not pulled low.

								_	
7	6	5	4	3	2 /		1	\mathcal{N}	l
R	R	R	WED	ELAY		NOSEL	Mc		ľ

Bit 0 MODE - Trio64 Compatible Medic Select

0 = ViRGE is configured for LPB mode

1 = ViRGE is configured for Trio64-compatible mode

This data book only describes the functionality of ViRGE when configured for LPB mode. If Trio64-compatible mode is selected, use the Trio32/Trio64 data book.

Bit 1 IOSEL - Sprist Port XO Address Select (read/write)

0 = Serial Port register is accessed at I/O address 000E8H

1 = Serial Por register is accessed at I/O address 000E2H

Bit 2 of this register must be cleared to 0 for this bit to have effect.

Bit 2 OFN Senal Port Address Type Select (read/write)

0 - Sertial Port register is accessed at the I/O port defined in bit 1 of this register or at its NMO address (offset FF20H)

1 Serial Fort register is accessed at its MMIO address only (offset FF20H)

Enabling I/O access allows the serial port to be used for I²C communications when ViRGE is disabled.



Bit 3 WE Trailing Edge Delay (read/write) MSB

00 = 3 units delay

01 = 2 units delay

10 = 1 unit delay

11 = 0 units delay

The LSB of this field is MM8204_3. On reset the trailing edge of WE can be delayed by 0 or 2 units. After reset, software can change this delay to any of the four options by programming MM8204_3.

Bit 4 WE Leading Edge Delay (read/write) MSB


00 = 3 units delay

01 = 2 units delay

10 = 1 unit delay

11 = 0 units delay

The LSB of this field is MM8204_4. On reset the leading edge of WE can be delayed by 0 or 2 units. After reset, software can change this delay to any of the four options by programming MM8204_4.





Section 20: S3d Engine Register Descriptions

This section describes the S3d Registers for ViRGE. These registers are used to accelerate the display of 2D and 3D graphics.

In all register bit descriptions, the letter "R" identifies reserved bits to reserved bit's read value is undefined unless noted, and you may write only zero to a reserved bit).

20.1 REGISTER MAPPING AND ADDRESSING

The S3d registers are memory-mapped starting at an offset of 101 A0000H from the base address. Table 20-1 shows the location of each register organized by graying command type. All registers with the same mnemonic for different commands are the same register with multiple addresses. For example, at "xx" = D4, the three 2D commands use a register called SRC_BASE, with each of the 2D commands having a unique address for this register. Similarly the two 3D commands share the Z-BASE register. The DEST_BASE register is shared by all commands at "xx" = D8. Each shared register is described only once in a section (2D or 3D along with all of its addresses.





Table 20-1. S3d Register Memory Map

	T	Offset I	rom Base Address	(Little Endian Add	ressing)	
	100 A0xxH	100 A4xxH	100 A8xxH	100 ACxxH	100 B0xxH	▲100 B4xxH
xx	Pattern Registers	BitBLT/Rect Fill	2D Line	2D Polygon	3D Line	30 Triangle
D4		SRC BASE	SRC_BASE	SRC_BASE	Z_BASE	ZBASE
D8		DEST_BASE	DEST_BASE	DEST_BASE	DEST_BASE	DEST_BASE
DC		CLIP L R	CLIP L R	CLIP L R	CLIP L R	CLAP L B
E0		CLIP_T_B	CLIP_T_B	CLIP_T_B	CLIP_T B	CNP I B
E4		DEST_SRC_STR	DEST_SRC_STR	DEST_SRC_STR	DEST SRC STR	DEST SAC STR
E8		MONO_PAT_0		MONO_PAT_0	Z STRIDE	Z_STRIDE
EC		MONO_PAT_1		MONO_PAT_1		TEX_BASE
F0		PAT_BG_CLR		PAT_BG_CLR		EX_BDR_CLR
F4		PAT_FG_CLR	PAT_FG_CLR	PAT_FG_CLB	FOG_CLA	FOG_CLR
F8		SRC_BG_CLR				COLOR0
FC		SRC_FG_CLR				COLOR1
100	Start	CMD_SET	CMD_SET	CMD_SET	CMD_SET	CMD_SET
104	(100 to 1BC)	RWIDTH_HEIGHT				TBV
108		RSRC_XY			<u> </u>	TBU
10C		RDEST_XY)	TdWdX
110						TdWdY
114			7			TWS
118				\ \ / \ \ \		TdDdX
11C						TďVďX
120						TdUdX
124			· . ((TdDdY
128			ΔV			TdVdY
12C			$\Delta \parallel \parallel \parallel$	/ /		TdUdY
130						TDS
134			/ $/$ $/$	/		TVS
138			$\langle / / \rangle$			TUS
13C			V / V			TdGdX_dBdX
140						TdAdX_dRdX
144			<u> </u>		3dGdY_dBdY	TdGdY_dBdY
148		7			3dAdY_dRdY	TdAdY_dRdY
14C		1)		3GS-BS	TGS_BS
150			>		3AS_RS	TAS_RS
154						TdZdX
158					3dZ	TdZdY
15C					3ZSTART	TZS02
160		\smile J				TdXdY12
164	\sim					TXEND12
168		1		PRdX		TdXdY01
16C			LXEND0_END1	PRXSTART	3XEND0_END1	TXEND01
<u> 170</u>		1	LdX	PLdX	3dX	TdXdY02
174			LXSTART	PLXSTART	3XSTART_	TXSTART02
178			LYSTART	PYSTART	3YSTART	TYSTART
17C			LYCNT	PYCNT	3YCNT	TY_01_Y12

PRELIMINARY



20.2 COLOR PATTERN REGISTERS

When the ROP chosen for a BitBLT uses a color pattern, the 8x8 pixel pattern data must be stored in the register address space starting at offset 100 A100H. The amount of register space required is a function of the color depth as shown in Table 20-2. The value is derived by multiplying 64 pixels (8x8 pattern) by the color depth (bytes/pixel) and dividing by 4 bytes/doubleword (32-bit registers).

Table 20-2 Color Pattern Data Storage Requirements

Color Depth (Bits/Pixel)	Storage Requirements (Doublewords)	Offset Range (Nex)
8	16	100 A 00- 100 A13C
16	32	100 x 100 - 100 A17C
24	48	100 A100 - 100 A1BC

The pattern color data is written starting with the upper left pixe (0,0) to the end of the line (7,0) and then proceeding across each line to the last pixel (8,8). Pixel 0,0 is written to 100 A100H. The data are stored fully packed.

For 8 bits/pixel, pixel 0,0 is written to the low order byte 0, pixel to is written to byte 1, etc. Pixel 4,0 would then be written to the low order byte of 100 A104H and to on The 8-bit value for each pixel is an index to the DAC palette registers.

For 16 bits/pixel, pixel 0,0 is written to the low order ord of 100 A100H, pixel 1,0 to the high order word, etc. Either RGB1555 or RGB565 coding can be use

For 24 bits/pixel, pixel 0,0 is written to the 3 tow order bytes of 100 A100H (RGB888 format). The blue value for pixel 1,0 is written to the high order byte of 100 A100H. The red and green values for pixel 1,0 are written to the low order word of 100 A 104H and so on. Thus pixel data crosses doubleword boundaries.



20.3 2D REGISTERS

This section describes all the registers used with the 2D drawing commands (BitBLT/Rectangle Fill, 2D Line and 2D Polygon).

Source Base Address Register (SRC_BASE) (MMA4D4, MMA8D4, MMACD4)

Read/Write

Offset: A4D4H (BitBLT), A8D4H (2D Line), ACD4H (2D Polygon)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	_5	X	4	3	\int	V	1	0
	SOURCE BASE ADDRESS													_}	√ 6	0	0
31	30	29	28	27	26	25	24	23	22	Q 1	7	20	1		18	17	16
Ŕ	R	R	R	R	R	R	R	R	R <		<u> </u>	QUR	CEL	AS	E ADI	ORESS	

Bits 2-0 Reserved = 0

Bits 21-3 SOURCE BASE ADDRESS

Value = base address in video memory of source data for 2D drawing operations (quadword aligned)

This value is required when the source is video memory (screen). It is different from the destination base address when the deta/is located in off-screen memory. This is the 0,0 pixel address for off-screen data. The stride for off-screen data is programmed in the Destination/Source Stripes register MMxxE4).

Bits 31-22 Reserved

Destination Base Address Register (DEST) BASE) (MMA4D8, MMA8D8, MMACD8)

Read/WriteD

Set. A4D8H (BitBLT), A8D8H (2D Line), ACD8H (2D Polygon)

Power-On Default: Underined

15	14	1,3	$\overline{}$	4	11)	10	9	8	7	6	5	4	3	2	1	0
	DEST NATION BASE ADDRESS															
31	30	29		26	27	26	25	24	23	22	21	20	19	18	17	16
R	R	\sqrt{R}	V	F	R	R	R	R	R	R	DESTINATION BASE ADDRESS					

Bits 2-0 Reserved = 0



Bits 21-3 DESTINATION BASE ADDRESS

Value = base address in video memory of destination data for 2D drawing operations (quadword aligned)

This is the 0,0 pixel address in video memory for the screen resolution being used will normally be at the start of video memory.

Bits 31-22 Reserved

Left/Right Clipping Register (CLIP_L_R) (MMA4DC, MMA8DC, MMACQC

Read/Write

Offset: A4DCH (BitBLT), A8DCH (2D Life) ACDCH (2D Polygon)

Power-On Default: Undefined

Bit 1 of the Command Set register must be set to 1 for the sertings to this register to have effect.

15	14	13	12	11	10	9	8	7			B	4	3	2	1	0
R	R	R	R	R				/L	FT.		PPI	G LIM	T			
31	30	29	28	27	26	25	24	€3 ⟨	1/2	X	À	20	19	18	17	16
R	R	R	R	R				RI	GH	C/L	IPP II	NG LIM	IIT			

Bits 10-0 LEFT CLIPPING LIMIT

Value = pixel position of the first pixel to be drawn on each line. The first pixel is 0.

Bits 15-11 Reserved

Bits 26-16 RIGHT CLIPPING LIN

Value = pixel position of the last pixel to be drawn on each line. The first pixel is 0.

Bits 31-27 Reserved



Top/Bottom Clipping Register (CLIP_T_B) (MMA4E0, MMA8E0, MMACE0)

Read/Write

Offset: A4E0H (BitBLT), A8E0H (2D Line), ACE0H (2D Polygon)

Power-On Default: Undefined

Bit 1 of the Command Set register must be set to 1 for the settings in this register to have exect.

15	14	13	12	11	10	9	8	7	6	5	4	3	\prod	2	Y	1/0	
R	R	R	R	R				BO	MOTT	CLIPP	ING LII	AIT.	__	D	7		
31	30	29	28	27	26	25	24	23	22	21	20	76	Λ	18	X	10	6
R	R	R	R	R				1	OP CL	.IPPIN(g MM	Z,	abla	Γ			

Bits 10-0 BOTTOM CLIPPING LIMIT

Value = line position of the last line to be drawn. The first line is 0

Bits 15-11 Reserved

Bits 26-16 TOP CLIPPING LIMIT

Value = line position of the first line to be drawn. The first line is 0.

Bits 31-27 Reserved

Destination/Source Stride Register (DEST SRC STR MMA4E4, MMA8E4, MMACE4)

Read/Write

Offset: A454H (Bi) BLT) 48E4H (2D Line), ACE4H (2D Polygon)

Power-On Default: Undefined

15	14	13	12	11	10	No.	8	7	6	5	4	3	2	1	0
R	R	R	R		1	11	SOU	RCE ST	TRIDE				0	0	0
31	30	29	28	2₹	186	25	24	23	22	21	20	19	18	17	16
R	R	R	B				DESTIN	ATION	STRID)E			0	0	0

Bits 11-0 SOURCE STRIDE

Value = byte offset of vertically adjacent pixels for the source data. Bits 2-0 must be

Bits 15-12 Reserved

Bits 27-16 DESTINATION STRIDE

Value = byte offset of vertically adjacent pixels for the destination data. Bits 2-0 must be 000b.



Bits 31-28 Reserved

Mono Pattern 0 Register (MONO_PAT_0) (MMA4E8, MMACE8)

Read/Write

Offset: A4E8H (BitBLT), ACE8H (2D Polygon)

Power-On Default: Undefined

The pattern data in this register is used when bit 8 of the Command Set register is set to 1 to specify a mono pattern. The first four lines of the pattern are specified in this register.

15	14	13	12	11	10	9	8	7	6	5	4	3	(\$)	1	0
L20	L21	L22	L23	L24	L25	L26	L27	L10	L11	L12	A 13	L14	L) 5	L16	L17
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
L40	L41	L42	L43	L44	L45	L46	L47	L30	L31	1.32	L 33	L3	L35	L36	L37

Bits 31-0 MONO PATTERN 0

Value = first (low order) 32 bits of a 64 bit mono patter

The second (high order) 32 bits are found in the Mooro Pattern 1 register. These two registers define an 8x8 mono pattern. In the above register bit table, LXY means bit Y of line X, with the leftmost bit of each tipe town being bit 0.

Mono Pattern 1 Register (MONO_PAT/1) (MDIA4E), MMACEC)

Read/Write

Offset A4ECH (PitBLT) ACECH (2D Polygon)

Power-On Default: Undefined

The pattern data in this register is used the bit 8 of the Command Set register is set to 1 to specify a mono pattern. The second four lines of the pattern are specified in this register.

				<u> </u>											
15	14	13	1/2	_11	10	9	8	7	6	5	4	3	2	1	0
L60	L61	L62	L 63	LO#	\ 265	L66	L67	L50	L51	L52	L53	L54	L55	L56	L57
31	30	29_	18	27	26	25	24	23	22	21	20	19	18	17	16
L80	L81	1/82	70%	764	L 85	L86	L87	L70	L71	L72	L73	L74	L75	76	L77

Bits 31-0 MONO PATTERN 1

Value = second (high order) 32 bits of a 64-bit mono pattern (little endian format)

The first (low order) 32 bits are found in the Mono Pattern 0 register. These two registers define an 8x8 mono pattern. In the above register bit table, LXY means bit Y of line X, with the leftmost bit of each line (row) being bit 0.



Mono Pattern Background Color Register (PAT_BG_CLR) (MMA4F0, MMACF0)

Read/Write

Offset: A4F0H (BitBLT), ACF0H (2D Polygon)

Power-On Default: Undefined

The pattern color data in this register is used when bit 8 of the Command Set register is set to 1 to specify a mono pattern and the pattern bit is 0. The color depth specified must match the value selected by bits 4-2 of the Command Set register.

15	14	13	12	11	10	9	8	7	6	5	4	1	Λ	Y	W	0
			DAT	TA 2							D/A	1				
31	30	29	28	27	26	25	24	23	22	21	/20/	2		JB	17	16
R	R	R	R	R	R	R	R				, DA	T A 3		y		

Bits 7-0 DATA 1

Value = DAC CLUT index (8 bits/pixel), lower tyte of color data (15/16 bits/pixel), blue color index (24 bits/pixel

Bits 15-8 DATA 2

Value = Reserved (8 bits/pixel), upper byte of color data (15/16 bits/pixel), green color index (24 bits/pixel)

Bit 23-16 DATA 3

Value = Reserved (8, 15 of 16 hits/pixel), reg color index (24 bits/pixel)

Bits 31-24 Reserved



Mono Pattern Foreground Color Register (PAT_FG_CLR) (MMA4F4, MMA8F4, MMACF4)

Read/Write

Offset: A4F4H (BitBLT), A8F4H (2D Line), ACF4H (2D Polygon)

Power-On Default: Undefined

The pattern color data in this register is used when bit 8 of the Command Set register is set to 1 to specify a mono pattern and the pattern bit is 1. It is also the pattern color used for rectangle fills, line draws and polygon fills, regardless of any pattern specification. The color depth specified must match the value selected by bits 4-2 of the Command Set register.

15	14	13	12	11	10	9	8	7	6	5	4	/3	T	2 (1	0
	T		DA						Υ		/ DAT	\rightarrow	_	\mathcal{H}	<u> </u>	,
31	30	_29	28	27	26	25	24	23	22	21/	20	19	V	11/	17	16
R	R	R	R	R	R	R	R	<u> </u>			/ DAT	À 3	1			

Bits 7-0 DATA 1

Value = DAC CLUT index (8 bits/pixel), lower tive of color data (15/16 bits/pixel), blue color index (24 bits/pixel

Bits 15-8 DATA 2

Value = Reserved (8 bits/pixel), upper byte of color data (15/16 bits/pixel), green color index (24 bits/pixel)

Bit 23-16 DATA 3

Value = Reserved (8, 15 or 16 bits/pixel), red color index (24 bits/pixel)

Bits 31-24 Reserved



Source Background Color Register (SRC_BG_CLR) (MMA4F8)

Read/Write

Offset: A4F8H (BitBLT)

Power-On Default: Undefined

For mono image transfers (bit 6 of the Command Set register set to 1), this is the source color when the image bit is 0. It is not used when color compare is enabled (bit 9 of the Command Set register set to 1). The color depth specified must match the value selected by bits 4-2 of the Command Set register.

15	14	13	12	11	10	9	8	7	6	5	4/ Dh	A	3/	1	2 (1	0
31	30	29	28	27	26	25	24	23	22	21	20	X	19	T	*	17	16
R	R	R	R	R_	R	R	R	1		\sim	/ DX	ΑTΑ	ß	,	•		

Bits 7-0 DATA 1

Value = DAC CLUT index (8 bits/pixel), lower byte of color data (15/16 bits/pixel), blue color index (24 bits/pixel

Bits 15-8 DATA 2

Value = Reserved (8 bits/pixel), upper byte of color data (15/16 bits/pixel), green color index (24 bits/pixel)

Bit 23-16 DATA 3

Value = Reserved (8, 15 or 16 bits/pixel), red color index (24 bits/pixel)

Bits 31-24 Reserved



Source Foreground Color Register (SRC_FG_CLR) (MMA4FC)

Read/Write

Offset: A4FCH (BitBLT)

Power-On Default: Undefined

For mono image transfers (bit 6 of the Command Set register set to 1), this is the source color when the image bit is 1. For 8- or 15/16-bits/pixel color image transfers when transparent color is embled (bit 9 of the Command Set register set to 1), the image data color is compared with this color. If it matches, the screen is not updated. If it does not match, the image data color is used to update the screen. In all cases, the color depth specified must match the value selecter by bits 4-2 of the Command Set register.

15	14	13	12	11	10	9	8	7	6	5	X	4		A	1	0
			DA	ΓA 2						\ \		Δ	ATA 1	V		
31	30	29	28	27	26	25	24	23	22	र्वा	X	20	1	18	17	16
R	R	R	R	R	R	R	R		^			VA.	ATA			

Bits 7-0 DATA 1

Value = DAC CLUT index (8 bits/pixel), lower byte or color data (15/16 bits/pixel), blue color index (24 bits/pixel)

The 24 bits/pixel color is used only for mone image transfers.

Bits 15-8 DATA 2

Value = DAC CLUT index (8/bits/pixel), upper byte of color data (15/16 bits/pixel), green color index (24 bits/pixel)

The 8 bits/pixel color buse programmed to both the DATA 1 and DATA 2 bytes. The 24 bits/pixel color bused only for mono image transfers.

Bit 23-16 DATA 3

Value = Reserved (8, 15 or 16 bits/pixel), red color index (24 bits/pixel)

This color is used only for mono image transfers.

Bits 31-24 Reserve



Command Set Register (CMD_SET) (MMA500, MMA900, MMAD00)

Read/Write

Offset: A500H (BitBLT), A900H (2D Line), AD00H (2D Polygon)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	6
R	R	FC	00	17	Α	TP	MP	IDS	MS	DE	DES	TFOR	MAT	AC.	ĄĘ
31	30	29	28	27	26	25	24	23	22	21	20	19	18	X	/16
23D	2	D CON	ΛΜΑΝΙ	D	ΥP	ΧP				256 F	ROPS	Δ_{-}	V	\sim	R

Bit 0 AE - Autoexecute

0 = Execute command when this register is written to

1 = Execute command when the highest address register in a drawing type set is written to

The highest address register in a drawing type set is easily seen in Table 20-1, where it is the bottom register in each column. For example, if this sit is set to 1, a BitBLT is executed when the RDEST_XY (MMA50C) egister is written to. Similarly, execution of a 2D line command is based on writing to the CCNT register, etc. This setting allows multiple executions of a given command using different parameters without rewriting the Command Set register.

To turn off autoexecute without executing command, write to this register with this bit cleared to 0 and bits 30-27 programmed 11/1b (NOP).

Bit 1 HC - Hardware Clipping Enable

0 = Hardware clipping disable

1 = Hardware clipping enabled

The settings in the clipping registers (MMxxDC, MMxxE0) are effective only when this bit is set to 1.

Bits 4-2 DEST FORMAT - Destination Color Format

000 = 8 bits/pixel palettized

001 = 16 bits/pixel (RGB1555 or RGB565)

010 = 24 bits/pixel, RGB888

All other values are reserved.

Bit 5 DE - Dray Enable

= Dow't undate screen

= Update screen (normal draw)

Parameter values calculated during the execution of the command end up the same regardless of the setting of this bit. That is, the command is fully executed except for the possible non-drawing of the new pixel.

Bit 6 MS - Mono Source (Image Transfers)

0 = Source data is the same pixel depth as the destination data

1 = Source data is mono



Bit 7 IDS - Image Data Source

0 = Source data is from video memory (screen)

1 = Source data is from the image transfer port (CPU, system memory)

When this bit is set to 1, source data is provided by CPU writes to the offset range of 100 0000H to 100 7FFFH or the alternate image transfer port range of 10% D000H to 100 EFFFH. Bit 6 of this register specifies whether mono or color data is being trans ferred.

Bit 8 MP - Mono Pattern

0 = Pattern data is the same pixel depth as the destination data

1 = Pattern data is mono

This bit is cleared to 0 for a BitBLT using a ROP with a color source. The ex8 color pattern is found starting at location 100 A100H. For a many pattern, the pattern information is determined from the Mono Pattern 0 and 1 registers. This bit must be set to 1 for a rectangle fill operation.

Bit 9 TP - Transparent

- 0 = A mono source image transfer uses both the source foreground (image bit = 1) and source background (image bit = 9) colors to update the screen. A color image transfer uses the CPU-provided colors,
- 1 = A mono source image transfer updates the screen only when the source foreground color is selected (image bit = 1/2. Otherwise (image bit = 0), the screen pixel is left unchanged. A color image transfer podates the screen with the transmitted color only when that color does not match the color in the source foreground color register. If a color match occurs, the destination pixel is not updated. This transparent color feature for color image transfers can be used for 8- and 16-bit color mosts, but not for 24-bit color.

Note: This bit is effective only when by 7 of this register is set to 1. A setting of 1 for the mono source case provides transparent text" capability. The term "transparent text" refers to the updating of only the pixels forming the text characters and not the entire rectangular text block using the background color for non-text areas.

Bits 11-10 ITA - Image Transfer Night en 00 = Data for each line of an image transfer is byte aligned

01 = Data for each line of an image transfer is word aligned 10 = Data for each line of an image transfer is doubleword aligned

11 = Reserved

Allimade thansfers are doublewords. If the end of a bit map line is reached within a oubley ord transfer, the setting of these bits determines how the start of the next ine is harmed. If doubleword aligned, data in the last doubleword beyond the end of the line is discarded and the next line begins on the next doubleword. If word aligned nd an upper word of data remains after the end of the line is reached, that word will be used to begin the next line. If byte aligned, the next line with begin on the next byte in the doubleword after the end of the line. The latter is used only for mono source data, e.g., text.



Bits 13-12 FDO - First Doubleword Offset (Image Transfers)

00 = Entire first doubleword of an image transfer contains valid data

01 = Start with the second byte of the first doubleword of an image transfer

10 = Start with the third byte of the first doubleword of an image transfer

11 = Start with the fourth byte of the first doubleword of an image transfe

Bits 16-14 Reserved

Bits 24-17 256 ROPS - 256 Raster Operations

Value = b inary key selecting one of 256 three operand rastes operations as defined in Appendix A.

The full 256 three-operand ROPs are available for BitBLT and image therefore operations. The other 2D operations (Rectangle Fill, Line Day and Polygon Fill) can only use the subset of the 256 ROPs that does not have a source. When the ROP contains a pattern, the pattern must be mono and the hardware forces the pattern value to the pattern foreground color regardless of the values programmed in the Mono Pattern registers.

Bit 25 XP - X Positive (BitBLT)

0 = A BitBLT is performed from right to left

1 = A BitBLT is performed from left to right (X posi

Bit 26 YP - Y Positive (BitBLT)

0 = A BitBLT is performed from bottom to top (Y regative)

1 = A BitBLT is performed from to to bottom positive)

Bits 30-27 2D COMMAND

0000 = BitBLT

0001 = Reserved

0010 = Rectangle Fill

0011 = Line Draw

0100 = Reserved 0101 = Polygon Fill

0110 = Reserved

0111 = Reserved

1000 = Rese

1001 = Res

110 = Be

\11 = NO

ption is required to turn off autoexecute without executing a command. See the definition for bit 0 of this register.

Bit 31 23D - 2D or 3D Select

0 = A 2D command is being executed

1 = A 3D command is being executed



Rectangle Width/Height Register (RWIDTH_HEIGHT) (MMA504)

Read/Write

Offset: A504H (BitBLT)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	f	
R	R	R	R	R					RECTA	NGLE	HEIGH	T (7	∇
31	30	29	28	27	26	25	24	23	22	21	20	19	18	7	16
R	R	R	R	R					RECTA	NGLE	WIDT	$\overline{\wedge}$	\wedge	^	>

Bits 10-0 RECTANGLE HEIGHT

Value = height in lines of the rectangle to be drawn white

A value of 1 equals 1 line.

Bits 15-11 Reserved

Bits 26-16 RECTANGLE WIDTH

Value = width in pixels of the rectangle to be drawn or blitted

A value of 0 equals 1 pixel/line.

Bits 31-27 Reserved

Rectangle Source XY Register (RSRC_X/I) ///II)IA508

Read/Write

Offet: 4508H BitBLT

Power-On Default: Undefined

15	14	13	12	(1	10	1/6	8	7	6	5	4	3	2	1	0
R	R	R	R	18	1				SC	OURCE	Y				
31	30	29	4 8	27	\ 26\	25	24	23	22	21	20	19	18	17	16
R	R	R	R (R					SC	OURCE	X				

Bits 10-0 SOURCE

/alue = coordinate in lines of the upper left hand corner of the source rectangle for

Bits 15-11 Reserved



Bits 26-16 SOURCE X

Value = x coordinate in pixels of the upper left hand corner of the source rectangle for

a BitBLT

Bits 15-11 Reserved

Note: The starting coordinate is 0,0.

Rectangle Destination XY Register (RDEST_XY) (MMA50C)

Read/Write

Offset: A50CH (BitBLT)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6_	7	4	Z	<u>}</u>	2	1	0
									Q€S [†]	TAAT	YNO					
31	30	29	28	27	26	25	24	23	/2	¥	20	7	9	18	17	16
									ØES	MAN	ONX					

Bits 10-0 DESTINATION Y

Value = y coordinate in lines of the upper les hand corner of the filled rectangle to be drawn or the destination for a gith T

Bits 15-11 Reserved

Bits 26-16 DESTINATION X

Value = x coordinate in pixels of the upper left hand corner of the filled rectangle to be drawn or the destination for a BitBLT

Bits 15-11 Reserved

Note: The starting coordinate is 0,0.



Line Draw Endpoints Register (LXEND0_END1) (MMA96C)

Read/Write

Offset: A96CH (2D Line)

Power-On Default: Undefined

This register specifies the x coordinates of the first and last pixels drawn for a line. This provides the ability to not draw the last pixel of each line segment when the line is to be extended to form a polyline.

15	14	13	12	11	10	9	8	7	6	5	4	太	3	\prod	2	/ }⁄	0
0	0	0	0	0						END1		2			I_{\cdot}		
31	30	29	28	27	26	25	24	23	22	21	/20	lacksquare	19	V	19	17	16
0	0	0	0	0						END	Δ	7	\	1	\mathcal{J}		

Bits 15-0 END1

Value = x coordinate (in pixels) of the last pixels obtained for the topmost scanline. The first coordinate value is 0. Bits 15-11 are sign bits and must be 0's to indicate a positive value.

Bits 31-16 END0

Value = x coordinate (in pixels) of the first pixel to be drawn for the bottommost scanline. The first coordinate value is 0. Bits 3 -21 are sign bits and must be 0's to indicate a positive value.

ViRGE line draw always proceeds from bottom to top. If the requested line is drawn upward with a don't draw the last pixe instruction, the END0 coordinate will be the same as the requested start x coordinate and the END1 coordinate will be 1 less (if drawn from left to right) or 1 prore (if drawn from right to left) than the requested end x coordinate. If the requested line is drawn downward, the END1 coordinate will be the same as the requested tran x coordinate and the END0 coordinate will be 1 more (if drawn from right to left) to one less (if drawn from left to right) than the requested end x coordinate. See the programming examples for 2D line draw for a more detailed explanation.



Line Draw X Delta Register (LdX) (MMA970)

Read/Write

Offset: A970H (2D Line)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
							X DELT	A LOV	V			(1	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	B	16
						>	K DELT	A HIGI	1			$\overline{}$	10	$\overline{\lambda}$	<u> </u>

Bits 31-0 X DELTA

Value = - $(\Delta X \ll 20)/\Delta Y$) with integer division

If the requested line is from coordinates x1,y1 to x2, x2 is x^2 x^2 1 and ΔY is y2 - y1. ($\Delta X = x1 - x2$ and $\Delta Y = y1 - y2$ also works.) The field formal is S11.20, i.e, bit 31 is the sign bit (0 = positive), with 11 integer positions and 20 fractional positions.

Line Draw X Start Register (LXSTART) (MMA974)

Read/Write

Offset: A974H (2D/Line)

Power-On Default: Undefined

15_	14	13	12	11	10	A	1	V	/ 6	5	4	3	2	1	0
						//	X _{ST} X	16/ FO	K						
31	30	29	28	27	28	/25/	24	\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	22	21	20	19	18	17	16
	-				$\overline{\Lambda}$	∇	STA	AN HIG	SH.						

Bits 31-0 X START

For an X major line, value (x1 << 20) - (X DELTA >> 1)

For a Y major line, value = x1 << 20

For an X major line, the absolute x value increases faster than the absolute y value as the fine is trawn. In this case, there may be more than one pixel drawn per scan line. For a major line, the absolute y value increases faster than the absolute x value. In this case, at most one pixel will be drawn per scan line. If the requested line is drawn upward x is the requested starting x coordinate. If the requested line is drawn downward, x is the requested ending x coordinate. X DELTA is the value programmed in MAS70. The field format is S11.20, i.e, bit 31 is the sign bit (0 = positive), with 11 integer positions and 20 fractional positions.



Line Draw Y Start Register (LYSTART) (MMA978)

Read/Write

Offset: A978H (2D Line)

Power-On Default: Undefined

														-1		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
R	R	R	R	R						/ STAR	Τ			7	~	//
31	30	29	28	27.	26	25	24	23	22	21	20	19	18	Y	N	/16
R	R	R	R	R	R	R	R	R	R	R	R	∕ ₹	/ W	~₽	K	R

Bits 10-0 Y START

Value = Y coordinate (in scan lines) of first scan line to be drawn

VIRGE draws lines from bottom to top. Therefore this value will be the largest of the requested starting and ending y coordinates.

Bits 31-11 Reserved

Line Draw Y Count Register (LYCNT) (MMA97C)

Read/Write

Offset: A97CH (2D Line

Power-On Default: Undefined

15	14	13	12	11	10	A	8	7	6	5	4	3	2	1	0
R	R	R	R	R			Λ	\mathbb{N}	SCAN	LINE C	COUNT				
31	30	29	28	27	26	25/	24	23	22	21	20	19	18	17	16
DIR	R	R	R	R	A	R	R	R	R	R	R	R	R	R	R

Bits 10-0 SCAN LINE COUNT

Value = [a cs (y2 + y1)] + 1

y2 is the requested ending y coordinate and y1 is the requested starting y coordinate.

Bits 30-11 Reserve

Bit 31 DIF - Drawing Direction

= Praw line from right to left

i ← Draw lin/e from left to right



Polygon Right X Delta Register (PRDX) (MMAD68)

Read/Write

Offset: AD68H (Polygon Fill)

Power-On Default: Undefined

15	14	13	12	11	10	9 RIGHT	8 EDGE	7 K DELT	6	5	4	3	2	V	19
31	30	29	28	27	26	25	24	23	22	21	20	19	18	R	16
		3,,,,,,,			F	RIGHT	EDGE >	C DELT	A HIG	H		7	V	\mathcal{T}	

Bits 31-0 RIGHT EDGE X DELTA

Value = - $(\Delta X \ll 20)/\Delta Y$) with integer division

If the requested line is from coordinates x1,y1 to x2y2, \times 1 and Δ Y is y2 - y1. (Δ X = x1 - x2 and Δ Y = y1 - y2 also works.) The field tyrmat is \$11.20, i.e, bit 31 is the sign bit (0 = positive), with 11 integer positions and 20 fractional positions.

Polygon Right X Start Register (PRXSTART) (MMADEC)

Read/Write

Offset: AD6CH (Polygon Fin

Power-On Default: Undefined

							~									
15	14	13	12	11	10	1		A	V	6	5	4	3	2	1	0
										RT LOV	٧					
31	30	29	28	27	26	29	\mathcal{D}	24	Y 3	22	21	20	19	18	17	16
					√ F	RHT	ÆΓ)G	STA	RT HIG	H		•			

Bits 31-0 RIGHT EDGE X START

For an X-major line, value = (x1 << 20) - (RIGHT EDGE X DELTA >> 1)

For a Ymajor Me, value = x1 << 20

For an X-major line the absolute x value increases faster than the absolute y value as the line is drawn. In this case, there may be more than one pixel drawn per scan line. For a major line, the absolute y value increases faster than the absolute x value. In this case, at most one pixel will be drawn per scan line. If the requested line is drawn upward, all is the requested starting x coordinate. If the requested line is drawn downward, all is the requested ending x coordinate. X DELTA is the value programmed in MMA970. The field format is S11.20, i.e, bit 31 is the sign bit (0 = positive), with 11 integer positions and 20 fractional positions.



Polygon Left X Delta Register (PLDX) (MMAD70)

Read/Write

Offset: AD70H (Polygon Fill)

Power-On Default: Undefined

														\	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	Y	/ S
						LEFT E	DGE >	DELT	A LOV	/				1	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	X	16
						LEFT E	DGE X	DELT	A HIGH	1		√	V	\mathcal{T}	

Bits 31-0 LEFT EDGE X DELTA

Value = - $(\Delta X \ll 20)/\Delta Y$) with integer division

If the requested line is from coordinates x1,y1 to x2x2, \mathbf{x} 1 and $\Delta \mathbf{Y}$ is \mathbf{y} 2 - \mathbf{y} 1. $(\Delta X = x1 - x2 \text{ and } \Delta Y = y1 - y2 \text{ also works.})$ The field format is S11.20, i.e, bit 31 is the sign bit (0 = positive), with 11 integer positions and 20 fractional positions.

Polygon Left X Start Register (PLXSTART) (MMAD74

Read/Write

Offset: AD74H (Pglygen

Power-On Default: Undefined

15	14	13	12	11	10	A	1	J	/ 6	5	4	3	2	1	0
						LEFT	ENGE	STA	T LOW	,	•			•	
31	30	29	28	27	28	/25/	2	Y 3	22	21	20	19	18	17	16
						LEFT,	DGE	STAF	T HIGH	1			_		

Bits 31-0 LEFT EDGE X STAR

Value (x1 << 20) - (LEFT EDGE X DELTA >> 1) For an X major line, value = (x1 << 2) For a Y major line, value = x1 << 20

For an X major line, the absolute x value increases faster than the absolute y value as ind is drawn. In this case, there may be more than one pixel drawn per scan line. major ling, the absolute y value increases faster than the absolute x value. In twost one pixel will be drawn per scan line. If the requested line is drawn ultward, x is the requested starting x coordinate. If the requested line is drawn downward, x is the requested ending x coordinate. X DELTA is the value programmed in MMA970/The field format is S11.20, i.e, bit 31 is the sign bit (0 = positive), with 11 integer positions and 20 fractional positions.



Polygon Y Start Register (PYSTART) (MMAD78)

Read/Write

Offset: AD78H (Polygon Fill)

Power-On Default: Undefined

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1 1	∕
F	₹	R	R	R	R						/ STAR	T_				
3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	W	/16
F	}	R	R	R	R	R	R	R	R	R	R	R	∕ R	/ P	√R ∕	R

Bits 10-0 Y START

Value = Y coordinate (in scan lines) of first scan line to be drawn

ViRGE draws lines from bottom to top. Therefore this value will be the largest of the requested starting and ending y coordinates. his value need only be programmed once for each polygon.

Bits 31-11 Reserved

Polygon Y Count Register (PYCNT) (MMAD7C)

Read/Write

Offset: AD7CHAPolydon Fill

Power-On Default: Undefined

15	14	13	12	11	10	X	9	N	€ Ì		6	5	4	3	2	1	0
R	R	R	R	R						$\sum_{i=1}^{n}$	SCAN	LINE C	COUNT				
31	30	29	28	27	29	N	25/	1 2	24	23	22	21	20	19	18	17	16
R	R	ULE	URE	R	B	X	VR)		R	R	R	R	R	R	R	R	R

Bits 10-0 SCAN LINE COUN

Value = [aos (x2 - 1)] +

The first polygon update proceeds upward to the first vertex. y2 is the requested ending y coordinate for the line leading to that vertex and y1 is the requested starting y coordinate for the line. Both bit 28 and bit 29 will be set to 1 for the first update. For the second polygon update, only the X DELTA for the line extending from the first vertex is re-specified and only the update bit (28 or 29) for that edge is set to 1. The value in this scan line count field is set for the number of scan lines from the first vertex to the second vertex. See the polygon fill programming examples for a more complete explanation of how to program the polygon fill registers at each step to form a complete polygon.


Bits 27-11 Reserved



Bit 28 URE - Update Right Edge

0 = Do not update right edge

1 = Update right edge





20.4 3D REGISTERS

Z-Buffer Base Address Register (Z_BASE) (MMB0D4, MMB4D4)

Read/Write

Offset: B0D4H (3D Line), B4D4H (3D Triangle)

Power-On Default: Undefined

															_		
15	14	13	12	11	10	9	8	7	6	5	4		ও		٤/	4	0
				Z-BI	UFFER	BASE	ADDR	ESS				\mathbb{X}	1	1	0	0	0
31	30	29	28	27	26	25	24	23	22	21	26	\perp	96	1 / 1	8	17	16
R	R	R	R	R	R	R	R	R	R		Z RU	ÆE	R BX	SP	AD	DRESS	;

Bits 2-0 Reserved = 0

Bits 21-3 Z-BUFFER BASE ADDRESS

Value = base address in video memory of the 2-biffer used in 3D drawing operations to store depth information for each pixel. Bits 2,0 must be 000b (quadword aligned).

Bits 31-22 Reserved

Destination Base Address Register (DEST_BASE) (MMB4D8)

Read/Write

Offset B058H (3D Line), B4D8H (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	TIMATIO	ON BAS	8 SE ADI	7 DRESS	6	5	4	3	2	1	0
31	30	29	78	2)	_	25	24	23	22	21	20	19	18	17	16
R	R	R	(R	B	$\langle R \rangle$	R	R	R	R	DE	STINA	TION	BASE A	ADDRE	SS

Bits 2-0 | Reserved = 0

Bits 21-3 DESTINATION BASE ADDRESS

Value = base address in video memory of destination data for 2D drawing operations. Bits 2-6 must be 000b (quadword aligned).

This is the 0,0 pixel address in video memory for the screen resolution being used. It will normally be at the start of video memory.

Bits 31-22 Reserved



Left/Right Clipping Register (CLIP_L_R) (MMB0DC, MMB4DC)

Read/Write

Offset: B0DCH (3D Line), B4DCH (3D Triangle)

Power-On Default: Undefined

Bit 1 of the Command Set register must be set to 1 for the settings in this register to have effect

15	14	13	12	11	10	9	8	7	6	5	4	3	2	\overline{X}	Y	6
R	R	R	R	R	<u> </u>			L	EFT C	LIPPIN	G LIMI	N	ID	>	>>	
31	30	29	28	27	26	25	24	23	22	21	20	19	18		Y	16
R	R	R	R	R				R	IGHT C	LIPPIN	IG/ZIM	N-1	1			

Bits 10-0 LEFT CLIPPING LIMIT

Value = pixel position of the first pixel to be drawn on each line. The first pixel is 0.

Bits 15-11 Reserved

Bits 26-16 RIGHT CLIPPING LIMIT

Value = pixel position of the last pixel to be drawn on each line. The first pixel is 0.

Bits 31-27 Reserved

Top/Bottom Clipping Register (CLIP_T_B) (MMBQE0, MMB4E0)

Read/Write

Offset: 50F0H 3D Nine 84E0H (3D Triangle)

Power-On Default: Undefined

Bit 1 of the Command Set register must be set to 1 for the settings in this register to have effect.

15	14	13	12	N	_10	9	8	7	6	5	4	3	2	1	0
R	R	R	R/					ВО	ТТОМ	CLIPP	ING LI	MIT			
31	30	29	26	-27	/26/	25	24	23	22	21	20	19	18	17	16
R	R	R	R	R				-	TOP CL	IPPIN	G LIMI	T			

Bits 10-0 BOTTOM SUPPING LIMIT

(albe = I)ne position of the last line to be drawn. The first line is 0.

Bits 15-11 Reserved

Bits 26-16 TOP CLIPPING LIMIT

Value = line position of the first line to be drawn. The first line is 0.



Bits 31-27 Reserved

Destination/Source Stride Register (DEST_SRC_STR) (MMB0E4, MMB4E4)

Read/Write

Offset: B0E4H (3D Line), B4E4H (3D Triangle)

Power-On Default: Undefined

																_
15	14	13	12	11	10	9	8	7	6	5	4		3 /	Y	~1)	0
R	R	R	R				SOUI	RCE ST	TRIDE					0/	0	0
31	30	29	28	27	26	25	24	23	22	21	/20/		9 \	/8/	17	16
R	R	R	R			D	ESTIN	ATION	STRID	E /		\		W	0	0
											_	_	_	_		

Bits 11-0 SOURCE STRIDE (3D Triangle only)

Value = byte offset of vertically adjacent pixels for a flat (not mipmapped) texture map. Bits 2-0 must be 000b.

Bits 15-12 Reserved

Bits 27-16 DESTINATION STRIDE

Value = byte offset of vertically adjacent pixels for the destination data. Bits 2-0 must be 000b.

Bits 31-28 Reserved

Z Stride Register (Z_STRIDE) (MMBQE8, MMB4E8)

Read/Writed

Offset BOESH (SD Line), B4E8H (3D Triangle)

Power-On Default: Undefined

15	14	13	1/2	11	10	9	8	7	6	5	4	3	2	1	0
R	R	R	R/		$V \supset$		Z	STRID	E				0	0	0
31	30	29	\$8/	27	26	25	24	23	22	21	20	19	18	17	16
R	R	A	K	6	/ R	R	R	R	R	R	R	R	R	R	R

Bits 11-0 \Z STRIDE

Value = byte offset of vertically adjacent pixels for the Z-buffer data . Bits 2-0 must be 000b.

Z-buffer data is always 16 bits/pixel. If the destination format is 16 bits/pixel, the Z stride will be the same as the destination stride. Otherwise, the Z stride will differ from the destination stride according to the differing pixel depths.



Bits 31-12 Reserved

Texture Base Address Register (TEX_BASE) (MMB4EC)

Read/Write

Offset: B4ECH (3D Triangle)

Power-On Default: Undefined

													<i>,</i>		\ <u>/</u>
15	14	13	12	11	10	9	8	7	6	5	4	$\sqrt{3}$	/ >	7 _1)
				TE>	CTURE	BASE	ADDR	ESS				V	\o	0	0
31	30	29	28	27	26	25	24	23	22	21	/20/	19	1/5	3 17	16
R	R	R	R	R	R	R	R	R	R		TEXT	(RE BX	SE	DRES	S

Bits 2-0 Reserved = 0

Bits 21-3 TEXTURE BASE ADDRESS

Value = base address in video memory of the texture data (flat or mipmapped). Bits 2-0 must be 000b (quadword aligned).

Bits 31-22 Reserved

Texture Border Color Register (TEX_BOR_CLR) (MMB4F6)

Read/Write

Offset B4f0/ (3/5 Thangle

Power-On Default: Undefined

This is used as the texel color for lighting when texture wrapping is not enabled (bit 26 of the Command Set register is cleared to 0) and the exture rectangle is too small to complete the fill. This must be in the same format at the texture color.

15	14	13		2	M	1	0	9	8	7	6	5	4	3	2	1	0
			þ	A	[A 2		V						DA	ΓA 1			
31	30	29			B	//2	26	25	24	23	22	21	20	19	18	17	16
R	R	1R/		X	ß		R	R	R				DA	ΓA 3			

Bits 7-0 DATA

Value = DAC CLUT index (8 bits/pixel), lower byte of color data (15/16 bits/pixel), blue color index (24 bits/pixel



Bits 15-8 DATA 2

Value = Reserved (8 bits/pixel), upper byte of color data (15/16 bits/pixel), green color index (24 bits/pixel)

Bit 23-16 DATA 3

Value = Reserved (8, 15 or 16 bits/pixel), red color index (24 bits/pixel)

Bits 31-24 Reserved

Fog Color Register (FOG_CLR) (MMB0F4, MMB4F4)

Read/Write

Offset: B0F4H (3D Line), B0F4H (3D Triangle)

Power-On Default: Undefined

This is the fog color blended with the pixel color when bit 10 of the Command Set register is set to 1. This operation is also called depth cueing when the fog factor (Source alpha) corresponds to the distance from the viewer.

										_						
15	14	13	12	11	10	9	8	1	\	6/	5	4	3	2	1_	0
			DA	ΓA 2					1	V		D	ATA 1			
31	30	29	28	27	26	25	24	28		Ç 2	/21	20	19	18	17	16
R	R	R	R	R	R	R	R	1	Γ	V		D	ATA 3			

Bits 7-0 DATA 1

Value = Lower byte of color data (15/26 bits/pixel), blue color index (24 bits/pixel

Bits 15-8 DATA 2

Value = Upper byte of color sata (15/16 bits/pixel), green color index (24 bits/pixel)

Bit 23-16 DATA 3

Value = Reserved (15 of 16 bits/pixel), red color index (24 bits/pixel)

Bits 31-24 Reserve



Color0 Register (COLOR0) (MMB4F8)

Read/Write

Offset: B4F8H (3D Triangle)

Power-On Default: Undefined

When using one of the Blend4 modes for texel storage, this register specifies one of the color limit used in the interpolation of the texel color during the generate phase of pixel coloring.

15	14	13	12	11	10	9	8	7	6	5	4	A 3	B	1	0
			DA	ΓA 2	,						DA	TA	\ \	~	
31	30	29	28	27	26	25	24	23	22	21	2 0	19	\\18\	17	16
R	R	R	R	R	R	R	R				7 74	TA 3	$\langle II \rangle$		

Bits 7-0 DATA 1

Value = Lower byte of color data (15/16 bits/pixel), blue color index (24 bits/pixel

Bits 15-8 DATA 2

Value = Upper byte of color data (15/16 bits/pixe), ween color index (24 bits/pixel)

Bit 23-16 DATA 3

Value = Reserved (15/16 bits/pixel) red cold index (24 bits/pixel)

Bits 31-24 Reserved



Color1 Register (COLOR1) (MMB4FC)

Read/Write

Offset: B4FCH (3D Triangle)

Power-On Default: Undefined

When using one of the Blend4 modes for texel storage, this register specifies one of the color limit used in the interpolation of the texel color during the generate phase of pixel coloring.

15	14	13	12	11	10	9	8	7	6	5	4	3	B	1	0
			DAT	ΓA 2							DA	TA	/	\sim	
31	30	29	28	27	26	25	24	23	22	21	z 0	19	\\18\	17	16
R	R	R	R	R	R	R	R				/ 04	TA 3	$\langle I \rangle$		

Bits 7-0 DATA 1

Value = Reserved (8 bits/pixel), lower byte of color data (15/16 bits/pixel), blue color index (24 bits/pixel)

Bits 15-8 DATA 2

Value = Reserved (8 bits/pixel), upper byte of color of a (15/16 bits/pixel), green color index (24 bits/pixel)

The 8 bits/pixel color must be programmed to both the DATA 1 and DATA 2 bytes.

Bit 23-16 DATA 3

Value = Reserved (8, 15 or 16 a)(s/p)(e), ed color index (24 bits/pixel)

Bits 31-24 Reserved



Command Set Register (CMD_SET) (MMB100, MMB500)

Read/Write

Offset: B100H (3D Line), B500H (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
ТВ	TEX F	LTR N	1ODE	MIP	MAP L	EVEL :	SIZE	TEX C	LR FO	RMAT	DES	T FQR	IAM	AC,	₽€
31	30	29	28	27	26	25	24	23	22	21	20	19	18	JX.	16
23D	3	D CON	IMANI)	TWE	ZB N	IODE	ZUP	Z	в сом	IP /	A	BC	LFF)	ТВ

Bit 0 AE - Autoexecute

0 = Execute command when this register is written to

1 = Execute command when the highest address register in a trawing type set is written to

The highest address register in a drawing type set is easily seen in Table 20-1, where it is the bottom register in each column. For example, if this bit is set to 1, a 3D line is executed when the 3YCNT (MMB17C) register is written to Similarly, execution of a 3D Triangle command is based on writing to the TYOL Y12 (MMB57C) register. This setting allows multiple executions of a given command using different parameters without re-writing the Command Set register.

To turn off autoexecute without executing a command, write to this register with this bit cleared to 0 and bits 30-27 programmed to 1/11b (NOP).

Bit 1 HC - Hardware Clipping Enable

0 = Hardware clipping disabled

1 = Hardware clipping enables

The settings in the hipping registers MMxxDC, MMxxE0) are effective only when this bit is set to 1.

Bits 4-2 DEST FORMAT Destination Color Format

000 = 8 bits/pixel palettized

001 = 16 bits/bixeNZBGB1555)

010 = 24 bits/pixel, RGB888

All other values are reserved.

Bits 7-5 XEX COR FORMAT - Texel Color Format

000 -32 its/pixel (ARGB8888)

001 = 16 bits/pixel (ARGB4444)

010 = 16 b)ts/pixel (ARGB1555)

011 bijs/pixel (Alpha4, Blend4)

100 = 4 bfts/pixel (Blend4, low nibble)

101 = 4 bits/pixel (Blend4, high nibble)

110 = 8 bits/pixel (palettized)

111 = YU/YV (16 bits/pixel equivalent)



Bits 11-8 MIPMAP LEVEL SIZE

Value = s, where 2^s is the size of one side of the largest mipmap texture rectangle

For example, a value of 4 specifies the largest mipmap as $2^4 \times 2^4 = 16 \times 16$ texels. The largest allowable s value is 9, which specifies a 512 x 512 texel texture.

Bits 14-12 TEX FLTR MODE - Texture Filtering Mode

000 = M1TPP (MIP_NEAREST)

001 = M2TPP (LINEAR_MIP_NEAREST)

010 = M4TPP (MIP_LINEAR)

011 = M8TPP (LINEAR_MIP_LINEAR)

100 = 1TPP (NEAREST)

101 = V2TPP (used for YU/YV video format - bits 7-5 of this register =

110 = 4TPP (LINEAR)

110 = Reserved

Only modes with no filtering (000b and 100b) cen be used with bits/pixel palettized data. In addition, the texture blending mode must be decal bits 16-15 of this register = 10b.)

Bits 16-15 TB - Texture Blending Mode

00 = Complex Reflection

01 = Modulate

10 = Decal

11 = Reserved

Bit 17 FE - Fog Enable

0 = Fog color blending disable

1 = Fog color blending enabled

Fogging is not available or Gourand shaded triangles or if source alpha is used for blending. If the foo factor (source pixel alpha value) corresponds to the distance from the viewer, this function is also called depth cueing.

Bits 19-18 ABC - Alpha Blending Control

00 = No alpha blending

01 = No alpha blending

10 = Use texture tipha for blending

11 = Use source alpha for blending

Bits 22-20 ZP COMP - X-buffe Compare Mode

\$00 = z compare pever passes

1001 = Pag\$\ii Ze > Zzb

010 = Pass of Zs = Zzb

011 - Paks If Zs ≥ Zzb

100 = Pass if Zs < Zzb

101 ≥ Pass if Zs ≠ Zzb

110 = Pass if Zs ≤ Zzb

111 = z compare always passes



Bit 23 ZUP - Z Update Enable

0 = Never update z-buffer

1 = Update z-buffer with new (source) pixel z value if the z compare passes

Bits 25-24 ZB MODE - Z-buffering Mode

00 = Normal Z-buffering

01 = MUX buffering (Z-buffer pass)

10 = MUX buffering (draw buffer pass)

11 = Reserved

Bit 26 TWE - Texture Wrap Enable

0 = Texture wrapping disabled

1 = Texture wrapping enabled

If wrapping is disabled, the texture border color (MMB4) (a) may need to be specified.

Bits 30-27 3D COMMAND

0000 = Gouraud Shaded Triangle

0001 = Lit Texture Triangle

0010 = Unlit Texture Triangle 0011 = Reserved

0100 = Reserved

0101 = Lit Texture Triangle with perspective

0110 = Unlit Texture Triangle with pers

0111 = Reserved

1000 = 3D Line

1001 = Reserved

1010 = Reserved

1011 = Reserved

1100 = Reserved

1101 = Reserved

1110 = Reserved

1111 = NOP

The NOP option is required to turn off autoexecute without executing a command. See the definition for bit that this register.

Bit 31 23D - 2D 07 3B

0 = A 20 command is being executed

is being executed 1 = A 3D com



3D Line Draw GB Delta Register (3dGdY_dBdY) (MMB144)

Read/Write

Offset: B144H (3D Line)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	ℓ /	(1/6)
							BLUE	DELTA				($\overline{}$	7	7
31	30	29	28	27	26	25	24	23	22	21	20	19	18	V	16
							GREEN	DELTA	4			$\overline{\wedge}$	V	~	7

Bits 15-0 BLUE DELTA

Value = Delta value for the accumulation of the blue tribute. The format is S8.7.

Bits 31-16 GREEN DELTA

Value = Delta value for the accumulation of the green attribute. The format is S8.7.

3D Line Draw AR Delta Register (3dAdY_dRdY) (MMB148)

Read/Write

Offset: B148H (3D/Line)

Power-On Default: Undefined

15	14	13	12	11	10	N	B		6	5	4	3	2	1	0
							RED	ELTA							
31	30	29	28	27	26/	25/	X	78	22	21	20	19	18	17	16
						V	LPH.	DELT	A						

Bits 15-0 RED DELTA

Value = Delta value for the accumulation of the red attribute. The format is S8.7.

Bits 31-16 ALPHA DELTA

Value Deta value for the accumulation of the alpha attribute. The format is \$8.7.



3D Line Draw GB Start Register (3GS_BS) (MMB14C)

Read/Write

Offset: B14CH (3D Line)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	T 2	1		%
0		<u>. </u>		ł			BL	UE STA	ART			7		1	\forall	1
31	30	29	28	27	26	25	24	23	22	21	20	19	18	N	\/	16
0							GRE	EN ST	ART			$\sqrt{}$	V	_	\sum_{i}	

Bits 15-0 BLUE START

Value = Starting value for the accumulation of the bour attribute. The format is S8.7, where S must be 0.

Bits 31-16 GREEN START

Value = Starting value for the accumulation of the green autibute. The format is S8.7, where S must be 0.

3D Line Draw AR Start Register (3AS_RS) (MMB150)

Read/Write

Offset: B150HA30 Line)

Power-On Default: Undefined

15	14	13	12	11	10/	B	分	1/8	17	6	5	4	3	2	1	0
0					7	7		7	ED ST	ART						
31	30	29	28	27	24	25		24	23	22	21	20	19	18	17	16
0					11		/	AL	PHA S	TART						

Bits 15-0 RED START

Value = Starting value for the accumulation of the red attribute. The format is S8.7, where S must be 0.

Bits 31-16 ALPHA

ALL IN SUMM

Value = Starting value for the accumulation of the alpha attribute. The format is S8.7, where \$ must be 0.



3D Line Draw Z Delta Register (3dZ) (MMB158)

Read/Write

Offset: B158H (3D Line)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	X	6	<u> </u>
							Z DELT	A LOV	V					7	V 7	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	W	16	_
							Z DELT	A HIGH	1			$\overline{\wedge}$	10		>	_

Bits 31-0 Z DELTA

Value = Delta value for the accumulation of the Z attribute. The format is S16.15.

3D Line Draw Z Start Register (3ZSTART) (MMB15C)

Read/Write

Offset: B15CH (3D Line)

Power-On Default: Undefined

	15 14 13 12 11 10 9 8 7 6 9 4 3 2 1 0															
15																
1	z stapitacy)															
31																
0				L		_	44-	ART	-	Н					·	

Bits 31-0 Z START

Value = Starting value for the accumulation of the Z attribute. The format is S16.15, where S must be 0.



3D Line Draw Endpoints Register (3XEND0_END1) (MMB16C)

Read/Write

Offset: B16CH (3D Line)

Power-On Default: Undefined

														\				
15	14	13	12	11	10	9	8	7	6	5	4	3		2	1		 る	_
0	0	0	0	0						END1						V	7	
31	30	29	28	27	26	25	24	23	22	21	20	1:	9 🗸	18	V	$\overline{\lambda}$	16	_
0	0	0	0	0						END0		$\overline{\Delta}$	1	V	^	\sum_{i}		_
														_	_			_

Bits 15-0 END1

Value = x coordinate (in pixels) of the last pixel to be thew for the topmost scanline. The first coordinate value is 0, Bits 15-11 are sign bits and must be 0's to indicate a positive value.

Bits 31-16 END0

Value = x coordinate (in pixels) of the first pixels be drawn for the bottommost scanline. The first coordinate value is 0. Bit 31/27 are sign bits and must be 0's to indicate a positive value.

3D Line Draw X Delta Register (3dX) (MMBA)0)

Read/Write

Offset: B176H RD Me)

Power-On Default: Undefined

15	14	13	12	11	*		V	1	8	∇	7	6	5	4	3	2	1	0
							\	(×	DEL	TA	LOV	٧						
31	30	29	28	27~	2		134		24	Т	23	22	21	20	19	18	17	16
				1		1	4	V	DEL		HIGH							

Bits 31-0 X DELTA

Value De ta value for the accumulation of the X attribute. The format is S11.20.



3D Line Draw X Start Register (3XSTART) (MMB174)

Read/Write

Offset: B174H (3D Line)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7_	6	5	4	3	2	1 1	
							X STAF	RT LOV	٧						V /
31	30	29	28	27	26	25	24	23	22	21	20	19	18	V	16
0							XS	TART H	HGH			$\overline{\wedge}$	$\nabla \nabla$	^	7

Bits 31-0 X START

Value = Starting value for the accumulation of the X attribute. The format is S11.20, where S must be 0.

3D Line Draw Y Start Register (3YSTART) (MMB178)

Read/Write

Offset: B178H (3D Line)

Power-On Default: Undefined

									_ _							
15	14	13	12	11	10	9	8	À	7	6/	5	4	3	2	1	0
R	R	R	R	R					1	V	STAR	T				
31	30	29	28	27	26	25	24/	23		3 2	21	20	19	18	17	16
R	R	R	R	R	R	R /	/B	R		R	R	R	R	R	R	R

Bits 10-0 Y START

Value = Y coordinate (in soan lines) of first scan line to be drawn

ViRGE draws lines from votton to top. Therefore this value will be the largest of the requested stayling and ending coordinates.

Bits 31-11 Reserved



3D Line Draw Y Count Register (3YCNT) (MMB17C)

Read/Write

Offset: AB1CH (3D Line)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	10			
R	R	R	R	R		SCAN LINE COUNT												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	W	/ 16			
DIR	R	R	R	R	R	R	R	R	R	R	R	∕ R	B	\R	R			

Bits 10-0 SCAN LINE COUNT

Value = The number of scan lines to be rendered

Bits 30-11 Reserved

Bit 31 DIR - Drawing Direction

0 = Draw line from right to left 1 = Draw line from left to right



Triangle Base V Register (TBV) (MMB504)

Read/Write

Offset: B504H (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		6
							BAS	SE V							V	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	K		16
R	R	R	R	R	R	R	R	R	R	R	R		/ By	SEV	2	

Bits 19-0 BASE V

Value = Base vertical coordinate value for texels. The format is 12.8

This is the common offset for all V coordinate values for textures

Bits 31-20 Reserved

Triangle Base U Register (TBU) (MMB508)

Read/Write

Offset: B508H (3D Triangle

Power-On Default: Undefined

15	14	13	12	11	10	94		A	7	6	5	4	3	2	1	0
	BASE U															
31	30	29	28	27	26/	25	I	À	1/28	22	21	20	19	18	17	16
R	R	R	R	R	A	A	1	R	V _R	R	R	R		BAS	E U	

Bits 19-0 BASE U

Value = Base horizantel coordinate value for texels. The format is 12.8.

This is the common offset for all U coordinate values for textures.

Bits 31-20 Reserved



Triangle WX Delta Register (TdWdX) (MMB50C)

Read/Write

Offset: B50CH (3D Triangle)

Power-On Default: Undefined

														$\overline{}$		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	T	Σ
						V	X DEL	TA LO	W						∇	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	72	1/1	6
						V	/X DEL	TA HI	3H			$\overline{\Delta}$	10	$\overline{\Delta}$	7	

Bits 31-0 WX DELTA

Value = Delta value for the accumulation of the W artifute (homogeneous coordinate) with respect to X. The format is S12.19.

W is the depth coordinate for 3D texture maps

Triangle WY Delta Register (TdWdY) (MMB510)

Read/Write

Offset: B510H (3D Triangle

Power-On Default: Undefined

15	14	13	12	11	10	9 ٨	18	7	6	5	4	3	2	1	0
								TAV	W						
31	30	29	28	27	26	/25/	24	23	22	21	20	19	18	17	16
						/ y/\	M	TAY	GH						

Bits 31-0 WY DELTA

Value = Delta value for the actimulation of the W attribute (homogeneous coordinate) with respect to 1 The format is S12.19.

W is the depth cooldinate for 3D texture maps.



Triangle W Start Register (TWS) (MMB514)

Read/Write

Offset: B514H (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 /	
						\ \	N STA	RT LO	N				$\overline{}$	1	$\nabla /$
31	30	29	28	27	26	25	24	23	22	21	20	19	18	V	16
0							W S	TART I	HIGH			$\overline{\Delta}$	V	^	>

Bits 31-0 W START

Value = Starting value for the accumulation of the Wattribute homogeneous coordinate). The format is S12.19, where S must be 0.

W is the depth coordinate for 3D texture maps

Triangle DX Delta Register (TdDdX) (MMB518)

Read/Write

Offset: B518H (3D Triangl

Power-On Default: Undefined

15	14	13	12	11	10	9 /	18	7	1 6	5	4	3	2	1	0
						A	× Ø	VATA	5w/						
31_	30	29	28	27	26	25/	24	//23	22	21	20	19	18	17	16
						18		LTAY	ΙGΗ						

Bits 31-0 DX DELTA

Value = Delta value for the accumulation of the D attribute with respect to X. The format is S4.8.19.11 sign bit, 4 wrap bits, 8 integer bits, 19 fractional bits - the wrap bits specify the number of map edge wrap arounds allowed for the texture.)

Wrapping is enabled by setting bit 26 of the Command Set register to 1. The D attribute specifies the level within a texture mipmap.



Triangle VX Delta Register (TdVdX) (MMB51C)

Read/Write

Offset: B51CH (3D Triangle)

Power-On Default: Undefined

					,								$\overline{}$	-		_
15	14	13	12	11	10	9	8	7_	6	5	4	3	2	1	ىلد	<u>/0\</u>
						V	X DEL	TA LO	W					$\overline{}$	V	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	V		16
						V	X DEL	TA HIG	SH .			$\overline{\wedge}$	$\nabla \nabla$	^	7	

Bits 31-0 VX DELTA

Value = Delta value for the accumulation of the V attribute with respect to X. The format is S24.7 if perspective is enabled (3D command = 1101b or 1110b). The format is S12.8.11 without perspective enabled. This format is 1 sign bit 12 integer bits, 8 filter bits and 11 fractional bits.

Triangle UX Delta Register (TdUdX) (MMB520)

Read/Write

Offset: B520H (3D Triangle

Power-On Default: Undefined

15	14	13	12	11	10	9 /	1/8	7	6	5	4	3	2	1	0
						A	X DE	LTAL	w/						
04	20		-00	-	-		-			T		40		47	
31	30	29	28	27	26	25/	**	\ \\23	22	21	20	19	18	1/	16
							X DE	LTAY	ЗH						

Bits 31-0 UX DELTA

Value = Delta value for the accumulation of the U attribute with respect to X. The format is S24.7 if perspective is enabled (3D command = 0101b or 0110b). The format is S12.8.11 without perspective enabled. This format is 1 sign bit, 12 integer bits, 8 filter bits and 1/ fractional bits.



Triangle DY Delta Register (TdDdY) (MMB524)

Read/Write

Offset: B524H (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	X	
						D	Y DEL	TA LO	W					1	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	W	16
						D	Y DEL	TA HIG	Н			$\overline{\wedge}$	∇	~	7

Bits 31-0 DY DELTA

Value = Delta value for the accumulation of the D antibute with respect to Y. The format is S4.8.19 (1 sign bit, 4 wrap bits, 8 integer bits, 19 fractional bits - the wrap bits specify the number of map edge wrap arounds allowed for the texture.)

Wrapping is enabled by setting bit 26 of the formand Set register to 1. The D attribute specifies the level within a texture mipman.

Triangle VY Delta Register (TdVdY) (MMB528)

Read/Write

Offset: B528H (30 Triang)

Power-On Default: Undefined

15	14	13	12	11	10	/ 9	2		8/	\overline{Z}	Y	6	5	4	3	2	1	0
							'	N.	Æ	Ę	W	W						
31	30	29	28	27	26	6	3		24	V	/23	22	21	20	19	18	17	16
					77	$\overline{}$	X	\sim	DF	ΙŤ	ΔHIC	3H						

Bits 31-0 VY DELTA

Value = Delta value for the accumulation of the V attribute with respect to Y. The format is 524.7 K perspective is enabled (3D command = 0101b or 0110b). The format is S12.8.11 without perspective enabled. This format is 1 sign bit, 12 integer bits, 8 filter bits and 1 Niractional bits.



Triangle UY Delta Register (TdUdY) (MMB52C)

Read/Write

Offset: B52CH (3D Triangle)

Power-On Default: Undefined

45		40	42	144	40			_		_		T	$\overline{}$	$\sqrt{\chi}$	
15	14	13	12	11	10	9	8	/	6	5	4	3	Z	1 1	$\sqrt{20}$
						ι	IY DEL	TA LO	W				$\overline{}$	_/	V /
31	30	29	28	27	26	25	24	23	22	21	20	19	18	V	16
						U	Y DEL	TA HIG	SH .			$\overline{\wedge}$	V	^	>

Bits 31-0 UY DELTA

Value = Delta value for the accumulation of the U attribute with respect to Y. The format is \$24.7 if perspective is enabled (3D command = 1101b or 0110b). The format is \$12.8.11 without perspective enabled. This format is 1 sign bit 12 integer bits, 8 filter bits and 11 fractional bits.

Triangle D Start Register (TDS) (MMB530)

Read/Write

Offset: B530H (3D Trjangle

Power-On Default: Undefined

15	14	13	12	11	10	9 /	1/8	7	6	5	4	3	2	1	0
						Δ	7	TART							
31	30	29	28	27	26	/25/	24	\\23	22	21	20	19	18	17	16
0							\mathcal{N}	D STA	3T						

Bits 31-0 D START

Value = Starting value for the occumulation of the D attribute. The format is S4.8.19 (1 sign bit = 0.4 wap bits 8 integer bits, 19 fractional bits - the wrap bits specify the number of map adde wrap arounds allowed for the texture.)

Wrapping is enabled of setting bit 26 of the Command Set register to 1. The D attribute specifies the level within a texture mipmap.



Triangle V Start Register (TVS) (MMB534)

Read/Write

Offset: B534H (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	Z,	1	6	5
				-		,	V STAF	RT LOV	V			_ <					_
31	30	29	28	27	26	25	24	23	22	21	20	19	18	1	Y	/16	3
0							V S	TART H	IIGH			$\overline{\Lambda}$	abla abla	^	7		
													_	7-	•		_

Bits 31-0 V START

Value = Starting value for the accumulation of the Vattribute. The format is \$24.7 if perspective is enabled (3D command = 0101b or 0110b). The format is \$12.8.11 without perspective enabled. This format is 1 sign bit, 12 integer bits 8 filter bits and 11 fractional bits. In either case, the sign bit must be 6.

The V attribute is the vertical coordinate value for a exel

Triangle U Start Register (TUS) (MMB538)

Read/Write

Offset: B538H (30 Talangle

Power-On Default: Undefined

15	14	13	12	11	10		9	X	8	1	T)	4	6		5	4	3	2	1	0
							Z	1	W	A	W.	Ø	٧							
31	30	29	28	27	25		Q S		/2	λ	$\int \sum_{i}$	23	22	2	21	20	19	18	17	16
0							_		U	S	ŤΑΙ	RT I	HIGH	1						

Bits 31-0 U START

Value = Starting value for the accumulation of the U attribute. The format is \$24.7 if perspective is enabled (3D command = 0101b or 0110b). The format is \$12.8.11 without perspective enabled. This format is 1 sign bit, 12 integer bits, 8 filter bits and 11 fractional bits. In either case, the sign bit must be 0.

The Vativibute is the horizontal coordinate value for a texel.



Triangle GBX Delta Register (TdGdX_dBdX) (MMB53C)

Read/Write

Offset: B53CH (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	X	6
						E	SLUE X	DELT	Α			(Ι,	~ /
31	30	29	28	27	26	25	24	23	22	21	20	19	18	À	16
						G	REEN :	X DEL	ГА			$\sqrt{}$	∇	~ >	

Bits 15-0 BLUE X DELTA

Value = Delta value for the accumulation of the blue attribute with respect to X. The format is S8.7.

Bits 31-16 GREEN X DELTA

Value = Delta value for the accumulation of the green attribute with respect to X. The format is S8.7.

Triangle ARX Delta Register (TdAdX_dRdX) (MMB540)

Read/Write

Offset: B540HA3Q Thangle

Power-On Default: Undefined

15	14	13	12	11	10/	A	1/8	1/	6	5	4	3	2	1	0
							PEDX	DELT/	1						
31	30	29	28	27	26	25/	24	23	22	21	20	19	18	17	16
					1 1	/ /	LPHA	X DĖLI	ГА						

Bits 15-0 RED X DELT

Value Delta value for the accumulation of the red attribute with respect to X. The formal is S8.7.

Bits 31-16 ALPHAX DEL

Value Dalta value for the accumulation of the alpha attribute with respect to X. The format is \$8.7.



Triangle GBY Delta Register (TdGdY_dBdY) (MMB544)

Read/Write

Offset: B544H (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7_	6	5	4	3	2	1	
						E	BLUE Y	DELT	Α						7/
31	30	29	28	27	26	25	24	23	22	21	20	19	18	Ŋ	16
						G	REEN	Y DEL	ΓΑ			Δ		\sim	

Bits 15-0 BLUE Y DELTA

Value = Delta value for the accumulation of the blue stribute with respect to Y. The format is S8.7.

Bits 31-16 GREEN Y DELTA

Value = Delta value for the accumulation of the great attribute with respect to Y. The format is S8.7.

Triangle ARY Delta Register (TdAdY_dRdY) (MMB548)

Read/Write

Offset: B548H / Triengle

Power-On Default: Undefined

15	14	13	12	11	10	Z	1		1/8		Z	6	5	4	3	2	1	0
					<		\ /	B	ZD\	DE	TΑ	١						
31	30	29	28	27	28	V	25,	7	24	2	3	22	21	20	19	18	17	16
					7	7		À	РНА	Y DI	=1.7	Δ						

Bits 15-0 RED Y DELTA

Value of Delta value for the accumulation of the red attribute with respect to Y. The formatics 88.7.

Bits 31-16

LPHAX DELT

Value = De ta value for the accumulation of the alpha attribute with respect to Y. The format is SB.7.



Triangle GB Start Register (TGS_BS) (MMB54C)

Read/Write

Offset: B54CH (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
0							BL	UE STA	ART			(\vee \nearrow
31	30	29	28	27	26	25	24	23	22	21	20	19	18	13	16
0							GRE	EN ST	ART			Δ	$\int \nabla$	~	7
													$\overline{}$	7	

Bits 15-0 BLUE START

Value = Starting value for the accumulation of the bree attribute. The format is S8.7, where S must be 0.

Bits 31-16 GREEN START

Value = Starting value for the accumulation of the green attribute. The format is S8.7, where S must be 0.

Triangle AR Start Register (TAS_RS) (MMB550)

Read/Write

Offset: B550H (8) Triangle

Power-On Default: Undefined

15	14	13	12	11	10	/	4	文	<u>/</u>	1/2/	6	5	4	3	2	1	0
0						(Ä	ED STA	RT						
31	30	29	28	27	Z 6	Z	25	/	24	23	22	21	20	19	18	17	16
0					1	//	Γ,	/	AL	PHA SŤ	ART						

Bits 15-0 RED STARI

Value = Starting value for the accumulation of the red attribute. The format is S8.7, where \$ must be 0

Bits 31-16 ALPHA STA

Value = Starting value for the accumulation of the alpha attribute. The format is S8.7, where S must be 0.



Triangle ZX Delta Register (TdZdX) (MMB554)

Read/Write

Offset: B554H (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	Y		<u>65</u>
						Z	X DEL	TA LO	N			(V	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	W	V	16
						Z	X DEL	TA HIG	Н			Δ	Δ		7	

Bits 31-0 ZX DELTA

Value = Delta value for the accumulation of the Z authorite with respect to X. The format is S16.15.

Triangle ZY Delta Register (TdZdY) (MMB558)

Read/Write

Offset: B558H (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	16	/ 5	4	3	2	1	0
						Z	X DE	TA LQ	M						
31	30	29	28	27	26	25	154	23	22	21	20	19	18	17	16
							V D	TA MC	.,						

Bits 31-0 ZY DELTA

Value = Delta value for the accumulation of the Z attribute with respect to Y. The format is S16.15



Triangle Z Start Register (TZS) (MMB55C)

Read/Write

Offset: B55CH (3D Triangle)

Power-On Default: Undefined

15 14 13 12 11 10 9 8 7 6 5 4 3 2 TART LOW	
	6
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	16
0 Z START HIGH	

Bits 31-0 Z START

Value = Starting value for the accumulation of the Zattribute. The format is S16.15, where S must be 0.

The Z attribute is used in conjunction with z-baffering

Triangle XY12 Delta Register (TdXdY12) (MMB560)

Read/Write

Offset: B560H (3D Triangle

Power-On Default: Undefined

15	14	13	12	11	10	9 /	1/8	7	6	5	4	3	2	1	0
						A	12	ELTAL	oyv						
31	30	29	28	27	26	25/	24	23	22	21	20	19	18	17	16
						/%	DE	ELINA	IIGH						

Bits 31-0 XY12 DELTA

Value = Delta value for the administration of the X attribute with respect to Y along the 12 side. The format is \$11.20.

See 3D Programming in Section 15 for an explanation of this field.



Triangle X12 End Register (TXEND12) (MMB564)

Read/Write

Offset: B564H (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
						Х	Y12 E	ND LO	W						V
31	30	29	28	27	26	25	24	23	22	21	20	19	18	12	16
0							XY12	2 END	HIGH			$ \wedge $	$\nabla \nabla$	\sim	7
													_	/ -	

Bits 31-0 XY12 END

Value = X coordinate for the last pixel drawn for side 12. The format is \$11.20, where \$ must be 0.

See 3D Programming in Section 15 for an explanation of this field.

Triangle XY01 Delta Register (TdXdY01) (MMB568)

Read/Write

Offset: B568H (3D Triangle

Power-On Default: Undefined

15	14	13	12	11	10	9 🖍	18	7	6	5	4	3	2	1	0
						/XX			oy/						
31	30	29	28	27	26	25/	24	\\23	22	21	20	19	18	17	16
						/x/0	1))(LTMH	IGH						

Bits 31-0 XY01 DELTA

Value = Delta value for the accumulation of the X attribute with respect to Y along the 01 side. The formal s 611.20.

See 3D Programming in Section 15 for an explanation of this field.



Triangle X01 End Register (TXEND01) (MMB56C)

Read/Write

Offset: B56CH (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9 X	8 Y01 EN	7	6	5	4	3	2	1	V	/
31	30	29	28	27	26	25	24	23	22	21	20	19	18	$\vec{\Sigma}$		16
0							XY01	END	HIGH			$\sqrt{}$	V	_	7	

Bits 31-0 XY01 END

Value = X coordinate for the last pixel drawn for side 01. The formation S11.20, where S must be 0.

See 3D Programming in Section 15 for an explanation of his field.

Triangle XY02 Delta Register (TdXdY02) (MMB570)

Read/Write

Offset: B570H (3D Tylang)

Power-On Default: Undefined

15	14	13	12	11	10	9/	8	7	\mathbf{I}	16	5	4	3	2	1	0
	YOZ EL NA CON															
31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
					$\overline{}$	14	0) /	FIX	HIC	H						

Bits 31-0 XY02 DELTA

Value = Delta value for the cumulation of the X attribute with respect to Y along the 02 side. The formatic S11.70.

See 30 Programming in Section 15 for an explanation of this field.



Triangle X Start Register (TXS) (MMB574)

Read/Write

Offset: B574H (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	(16)
							X STAF	RT LOV	V						\vee /
31	30	29	28	27	26	25	24	23	22	21	20	19	18	V	16
0							XS	TART H	lIGH			$\overline{\wedge}$	V	^	7

Bits 31-0 X START

Value = Starting value for the accumulation of the X attribute. The format is S11.20, where S must be 0.

Triangle Y Start Register (TYS) (MMB578)

Read/Write

Offset: B578H (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	~	16	/5	4	3	2	1	0
						,	Y STA	RT LO	<u> </u>	/					
31	30	29	28	27	26	25	184	23	22	21	20	19	18	17	16
0							XX	TARY	HJGH						

Bits 31-0 Y START

Value = Starting value for the accumulation of the Y attribute. The format is S11.20, where S must be s



Triangle Y Count Register (TY01_Y12) (MMB57C)

Read/Write

Offset: B57CH (3D Triangle)

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	V	Z	Z	9
R	R	R	R	R				S	CAN L	INE CO	DUNT 1	2		_	/ /		_
31	30	29	28	27	26	25	24	23	22	21	20	19	18		玖	/ 1	16
L/R	R	R	R	R				S	CAN L	INE CO	UNT	W.	V	^	\mathcal{T}		

Bits 10-0 SCAN LINE COUNT 12

. Value = The number of scan lines required to render the 12 side of the triangle.

See 3D Programming in Section 15 for a graphic description of this field.

Bits 15-11 Reserved

Bits 26-16 SCAN LINE COUNT 01

Value = The number of scan lines required to render he 01 side of the triangle.

See 3D Programming in Section 15 for a apmic description of this field.

Bits 30-27 Reserved


Bit 31 L/R - Left/Right Drawing Dire

0 = Render the triangle from la

1 = Render the triangle from

The triangle must always be rendered in the direction starting with the triangle side with the largest Y componen t. See 3D Programming in Section 15 for a graphic de-








Section 21: Streams Processor Register Descriptions

This section describes the Streams Processor registers.

In all register bit descriptions, the letter "R" identifies reserved bits (a reserved bits read value is undefined unless noted, and you may write only zero to a reserved bits.





Primary Stream Control (MM8180)

Read/Write

Address: 8180H

Power-on Default: 00000000H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
R	R	R	R	R	R	R	R	R	R	R	R	R.	R	R	77
31	30	29	28	27	26	25	24	23	22	21	20	19	18	W	16
R		PSFC		R		PSIDF		R	R	R	R	∕ R	B	R)	R

Bits 23-0 Reserved

Bits 26-24 PSIDF - Primary Stream Input Data Format

000 = RGB-8 (CLUT) 001 = Reserved

010 = Reserved

011 = KRGB-16 (1.5.5.5)

100 = Reserved

101 = RGB-16 (5.6.5)

110 = RGB-24 (8.8.8)

000 = XRGB-32 (X.8.8.8)

Bit 27 Reserved

Bits 30-28 PSFC - Primary Stream Filtery aracterist

000 = Primary stream

001 = Primary stream for 2X

tretal (replication) 010 = Primary stream, bi-lipea stretch (interpolation)

Other values reserved



PRELIMINARY



Color/Chroma Key Control (MM8184)

Read/Write

Adds: 8184H

Power-on Default: 00000000H

														$\overline{}$		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	f	\ /6	7
	G/U/Cb KEY (LOW)									В/	V/Cr K	EY (L	B		∇	7
31	30	29	28	27	26	25	24	23	22	21	20	19	18	7	10	5
R	R	R	KC	R		RGB C)				R/Y KE	M OV	\$ V	^	7	

Bits 7-0 B/V/Cr key value (lower bound for chroma)

Bits 15-8 G/U/Cb key value (lower bound for chroma)

Bits 23-16 R/Y key value (lower bound for chroma)

Bits 26-24 RGB CC - RGB Color Comparison Precision

000 = Compare bit 7 of RGB (compare red/bit) green bit 7's and blue bit 7's)

001 = Compare bits 7-6 of RGB

010 = Compare bits 7-5 of RGB

011 = Compare bits 7-4 of RGB

100 = Compare bits 7-3 of RGB

101 = Compare bits 7-2 of RGB

110 = Compare bits 7-1 of RGB

111 = Compare bits 7-0 of RG6

Bit 27 Reserved

Bit 28 KC - Key Control

0 = Extract key data from input stream key bit (if present). (KRGB-16, 1.5.5.5 only)
If the K bit is 6, the pixel from the other stream is used (transparent). If the K bit is 1, the key bit skeams pixel is used (opaque) Enable color or chroma keying for all modes other than KRGB-16

1 = Enable color er cl

Bits 31-29 Reserved



Secondary Stream Control (MM8190)

Read/Write

Address: 8190H

Power-on Default: 00000000H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	6	
R	R	R	R		DDA HORIZONTAL ACCUMULATOR											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	150	/16	
R		SFC				SDIF		R	R	R	R	∕ R	V	NB)	R	

Bits 11-0 DDA Horizontal Accumulator Initial Value

Value = 2 (W0-1) - (W1-1), where W0 is the line width opixels before scaling and W1 is the line width in pixels after scaling. This is a signed value.

When this field is programmed, the value does not take effect until the next VSYNC.

Bits 23-12 Reserved

Bits 26-24 SDIF - Secondary Stream Input Data Format

000 = Reserved

001 = YCbCr-16 (4.2.2), 16-240 input range

010 = YUV-16 (4.2.2), 0-255 input ange

011 = KRGB-16 (1.5.5.5)

100 = YUV (2.1.1)

101 = RGB-16 (5.6.5)

110 = RGB-24 (8.8.8)

111 = XRGB-32 (X.8.8.8)

When this field is programmed, the value does not take effect until the next VSYNC.

Bit 27 Reserved

Bits 30-28 SFC - Secondary Stream Filter Characteristics

000 = Secondary stream

001 = Secondar stream, Imear, 0-2-4-2-0, for X stretch

010 = Secondary Stream, bi-linear, for 2X to 4X stretch

011 = Secondary stream, linear, 1-2-2-2-1, for 4X stretch

Other values reserved

When this field is programmed, the value does not take effect until the next VSYNC.

Bit 31 Reserved



Chroma Key Upper Bound (MM8194)

Read/Write

Address: 8194H

Power-on Default: 00000000H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		>
		U/	Cb KE	(UPPI	ER)					V/	Cr KEY	(UPR	R		V /	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	K	16	
R	R	R	R	R	R	R	R			,	Y KEY	WP PE	$\sqrt{\nabla}$	~		
											_		_			_

Bits 7-0 V/Cr key value (upper bound)

Bits 15-8 U/Cb key value (upper bound)

Bits 23-16 Y key value (upper bound)

Bits 31-24 Reserved

Secondary Stream Stretch/Filter Constants (MM8198)

Read/Write

Address: 8198H

Power-on Default: 00000000H

15	14	13	12	11	10	9/	T	1		V	/6	5	i	4	3	2	1	0
R	R	R	R	R			'		1/3	HC	RIZC	NTAL	SC	ALE F	ACTOF	₹		
31	30	29	28	27	26/	2 5	X	X		Z	22	2 2	1	20	19	18	17	16
R	R	R	R	R				_	V	HC	RIZC	NTAL	SC	ALE F	ACTOF	₹		

Bits 10-0 K1 Horizontal Scale Factor

Value = W0 1, where W0 is the width in pixels of the initial output window (before scaling)

When this field is programmed, the value does not take effect until the next VSYNC.

Bits 15-11 Reserve

Bits 26-16 K2 Horizontal Scale Factor

Value = W0 W1, where W0 is the initial (unscaled) window width in pixels and W1 is the final autput window width in pixels. This is a signed value and will always be negative.

When this field is programmed, the value does not take effect until the next VSYNC.



Blend Control (MM81A0)

Read/Write

Address: 81A0H

Power-on Default: 00000000H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	11	/ 0>
R	R	R		KP		R	R	R	R	R		KS(B	K
31	30	29	28	27	26	25	24	23	22	21	20	19	18	72	16
R	R	R	R	R	COI	MP MC	DDE	R	R	R	R	R	A	NB/	R

Bits 1-0 Reserved

Bits 4-2 Ks

Value = secondary stream blend coefficient

When this field is programmed, the value does not take effect until the next VSYNC.

Bits 9-5 Reserved

Bits 12-10 Kp

Value = primary stream blend coefficient

When this field is programmed the value does not take effect until the next VSYNC.

Bits 23-13 Reserved

Bits 26-24 Compose Mode

000 = Secondary stream or aque overlay on primary stream

001 = Primary stream exaque overlay on secondary stream

010 = Dissolve, [Pp x Kp Ps x (8 - Kp)]/8, ignore Ks

011 = Fade, [Pox Kn. Ps x Ks]/8, where Kp + Ks must be ≤ 8

100 = Reserved

101 = Color key on primary stream (secondary stream overlay on primary stream)

110 = Color or choma key on secondary stream (primary stream overlay on

secondary stream)

111 = Reserved

When this field is programmed, the value does not take effect until the next VSYNC.

Bits 31-27

Reserve



Primary Stream Frame Buffer Address 0 (MM81C0)

Read/Write

Address: 81C0H

Power-on Default: Undefined

If a primary stream is enabled, this register specifies the starting address in the frame buffel

15	14	13	12	11	10	9	8	7	6	5	4	3	2	X	1/0
					PF	IMAR'	/ BUFF	ER AD	DRES	S 0		^	16		Y
31	30	29	28	27	26	25	24	23	22	21	20	13	18	K X	16
R	R	R	R	R	R	R	R	R	R	· PF	RIMAR	BUF	KER A	DDRES	SS 0

Bits 21-0 Value = Primary stream frame buffer starting address

This value must be quadword aligned.

Bits 31-22 Reserved

Primary Stream Frame Buffer Address 1 (MM81C4)

Read/Write

Address: 81C4H

Power-on Default: Undefined

If the primary stream is double buffered, this redister specifies the starting address in the frame buffer for the second buffer.

15	14	13	12	11	10	(9/	/	X	6	5	4	3	2	1	0
					∕ ₹	IMAR	BUF	ER AD	DRES	S 1					
31	30	29	28	27	76	\25	24	23	22	21	20	19	18	17	16
R	R	R	R	7	B	B	R	R	R	PF	IMAR	Y BUFF	ER AD	DRESS	3 1

Bits 21-0 Value = Frimary stream frame buffer starting address 1

This value must be quadword aligned.



Primary Stream Stride (MM81C8)

Read/Write

Address: 81C8H

Power-on Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 1	
R	R	R	R					PRIMA	RY ST	REAM	STRID	E (1	7
31	30	29	28	27	26	25	24	23	22	21	20	19	48	M	16
R	R	R	R	R	R	R	R	R	R	R	R	R	X	NB/	R
											_		7		

Bits 11-0 Primary stream stride

Value = byte offset of vertically adjacent pixels in the vim

If double buffering is used, the stride must be the same for both buffers.

Bits 31-12 Reserved

Double Buffer/LPB Support (MM81CC)

Read/Write

Address: 81CCH

Power-on Default: xxxxxx00H

15	14	13	12	11	10	94		A	J	V	/6	5	4	3	2	1	0
R	R	R	R	R	R	/R/	个	R	1	R	LST	LSL	LIS	R	SI	3S	PBS
31	30	29	28	27	26/	£ 5	I	Z		18	22	21	20	19	18	17	16
R	R	R	R	R	A	V		R	V	/R	R	R	R	R	R	R	R

Bit 0 PBS - Primary Str

- 0 = Primary frame buffer starting address 0 (MM81C0_21-0) used for the primary
- fer starting address 1 (MM81C4_21-0) used for the primary

PRELIMINARY



- Bits 2-1 SBS Secondary Stream Buffer Select
 - 00 = Secondary frame buffer starting address 0 (MM81D0_21-0) used for the secondary stream
 - 01 = Secondary frame buffer starting address 1 (MM81D4_21-0) used for the secondary stream
 - 10 = Secondary frame buffer starting address 0 (MM81D0 21-0) used for secondary stream and LPB frame buffer starting address 0 (MMEFOC 21-0) used for the LPB input stream OR secondary frame buffer starting address 1 (MM81D4, 21-0) used for the secondary stream and LPB frame buffer starting address 1 (MMFF10_21-0) used for the LPB input stream Which alternative applies is determined by LPB starting address register selected by bit 4 of this register
 - 11 = Secondary frame buffer starting address 0 (MM81D0_21-0) used for the secondary stream and LPB frame buffer starting address 1 (MMFM) 21-0) used for the LPB input stream OR secondary frame buffer starting address 1 (MM81D4_21-0) used for the secondary stream and LPB frame buffer starting address 0 (MMFF0C_21-0) used for the LPB input stream. Which alternative applies is determined by the LPB starting address register selected by bit 4 of this register
 - Bit 3 Reserved
 - Bit 4 LIS LPB Input Buffer Select
 - 0 = LPB frame buffer starting address 0 (MMF 00 210) used for the LPB input 1 = LPB frame buffer starting address 1 (MMF 0 21-0) used for the LPB input 0) used for the LPB input

This bit selects the starting address for writing PB data into the frame buffer. When the value programmed to this act takes effect is determined by the setting of bit 5 of this register. This bit can be oggoded as the completion of writing all the data for a frame to the frame buffer via bit 6 of this register.

- Bit 5 LSL LPB Input Buffer Select I

 - 0 = The value programmed into bit 4 of this register takes effect immediately
 1 = The value programmed into bit 4 of this register takes effect at the next end of frame (completion of writing all the data for a frame into the frame buffer)
- Bit 6 LST LPB Input Buffer Select Toggle
 - 0 = End of frame (completion of writing all the data for a frame into the frame buffer) has no effect on the setting of bit 4 of this register
 - 1 = End of frame days sthe setting of bit 4 of this register to toggle

Bits 31-7



Secondary Stream Frame Buffer Address 0 (MM81D0)

Read/Write

Address: 81D0H

Power-on Default: Undefined

If a secondary stream is enabled, this register specifies the starting address in the frame buffer

15	14	13	12	11	10	9	8	7	6	5	4		3	2	Z,	6
					SEC	ONDA	RY BU	FFER A	DDRE	SS 0		Δ.		_D_	<u> </u>	
31_	30	29	28	27	26	25	24	23	22	21	20	<u> }</u>	Q	18	Y	16
R	R	R	R	R	R	R	R	R	R	SEC	ONDA	AY	BW	FAERA	DDRE	SS 0

Bits 21-0 Value = Secondary stream frame buffer starting address

This value must be quadword aligned.

Bits 31-22 Reserved

Secondary Stream Frame Buffer Address 1 (MM81D4)

Read/Write

Address: 81D4H

Power-on Default: Undefined

If the secondary stream is double buffered this register specifies the starting address in the frame buffer for the second buffer.

15	14	13	12	11	16	1	9/	/8/	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	6	5	4	3	2	1	0
					\3\f	ÇO	NDA	RY BU	FER A	ADDRE	SS 1					
31	30	29	28	27	\$6	N	25	24	23	22	21	20	19	18	17	16
R	R	R	R	8	R	1	\A	B	R	R	SEC	ONDA	RY BU	FFFR A	DDRE	SS 1

Bits 21-0 Value = Secondary stream frame buffer starting address 1

This value must be quadword aligned.



Secondary Stream Stride (MM81D8)

Read/Write

Address: 81D8H

Power-on Default: Undefined

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 R R R R R SECONDARY STREAM STRIDE 31 30 29 28 27 26 25 24 23 22 21 20 19 18 1 16 R R R R R R R R R R R R R																	
31 30 29 28 27 26 25 24 23 22 21 20 19 18 1 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	V.	1	
	R	R	R	R				SE	COND	ARY S	TREAM	/ STRI	DE (1		
R R R R R R R R R R R R R R R	31	30	29	28	27	26	25	24	23	22	21	20	19	18	7	Ž	16
	R	R	R	R	R	R	R	R	R	R	R	R	\R	/ K	ト	RZ	R

Bits 11-0 Secondary stream stride

Value = byte offset of vertically adjacent pixels in the secondary stream buffer(s)

If double buffering is used, the stride must be the same for both suffers.

Bits 31-12 Reserved

Opaque Overlay Control (MM81DC)

Read/Write

Address: 81DCH

Power-on Default: Undefined except bits 31-30 are 000

When an opaque overlay mode is being used this 26-24 of MM81A0 = 000b or 001b), the fields in this register can be programmed to eliminate the felching of the pixels for the rectangular area under the top (opaque) window. This reduces the memory bandwidth requirements. The bottom window should be full-screen when this feature is enabled. None of the fields in this register have an effect unless bit 31 is set to 1. Note that only horizontal coordinates must be specified. The vertical coordinates are handled automatically by the haddware.

15	14	13	12	1	D	1	7	8	7	6	5	4	3	2	1	0
R	R	R	`	\ .		F		L STA	RT FE	TCH				R	R.	R
31	30	29	28/	27	26	Ž		24	23	22	21	20	19	18	17	16
OOC	TSS	R		1			PIX	EL STO	OP FET	ГСН				R	R	R

Bits 2-0 Reserve

Bits 12-3 | Pikel Stop Fetch

Value—Offset in quadwords from the background starting pixel horizontal position to the first pixel of the line not to be fetched from memory (hidden background)

If the primary stream is the background, MM81F0_26-16 define the starting position for each line in the background window (X0) and MM81F8_26-16 define the first pixel position for each line in the top window (X1). The latter is the first background pixel that does not need to be fetched. The value programmed in this field is then (X1 - X0) x bytes per pixel/4. If the result is a fraction, it is rounded up the next highest integer.



This gives the required quadword offset (O) for this field. This value is also used in the calculation for the field value of bits 28-19 of this register.

If the secondary stream is the background, the value is (X0 - X1) x bytes per pixel/4.

Bits 18-13 Reserved

Bits 28-19 Pixel Start Fetch

Value = {Offset in quadwords from the background starting pixel harizontal position to the line position of the resumption of pixel fetching from the position (i.e. visible background)} - 1

The value is determined by adding the Pixel Stop Fetch field value (O) prove (bits 12-3) to the width in quadwords of the top window (W) The width of the top window in pixels (P) is found in MM81F4_26-16 if the primary stream is on top and in MM81FC_26-16 if the secondary stream is on top. W in quadwords = $P \times D$ bytes per pixel/4. If this is a fraction, the result is truncated to the next lowest integer. The value in this field is then [W + O] - 1.

Bit 29 Reserved

Bit 30 TSS - Top Stream Select

0 = Secondary stream on top

1 = Primary stream on top

Bit 31 OOC - Opaque Overlay Control Enable

0 = Opaque overlay control displed

1 = Opaque overlay control nable

K1 Vertical Scale Factor (MM8150)

Read/Write

Address: 8 E0A

Power-on Default: 00000000H

15	14	13	12	11/	10	3	8	7	6	5	4	3	2	1	0
R	R	R	R/	R)		K1 VI	ERTICA	L SCA	LE FA	CTOR			
31	30	29	88	27	128	25	24	23	22	21	20	19	18	17	16
R	R	7	A	B	/ R	R	R	R	R	R	R	R	R	R	R

Bits 10-0 Ki Vertical Scale Factor

Value = [Neight (in lines) of the initial output window (before scaling)] - 1

When this field is programmed, the value does not take effect until the next VSYNC.

Bits 31-11 Reserved



K2 Vertical Scale Factor (MM81E4)

Read/Write

Address: 81E4H

Power-on Default: 00000000H

													-		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
R	R	R	R	R				K2 V	ERTIC/	L SCA	LE FA	CTOR		/	7
31	30	29	28	27	26	25	24	23	22	21	20	19	48	12	16
R	R	R	R	R	R	R	R	R	R	R	R	∕ R	V	NR/	R

Bits 10-0 K2 Vertical Scale Factor

Value = 2's complement of [height (in lines) of the initial output window (before scaling)] - [height (in lines) of the final output window (after scaling)]

When this field is programmed, the value does not take effect until the next VSYNC.

Bits 31-11 Reserved

DDA Vertical Accumulator Initial Value (MM81E8)

Read/Write

Address: 81E8H

Power-on Default: 00000000H

15	14	13	12	11	10	/9/	8	Y	6	5	4	3	2	1	0
R	R	R	R				\sqrt{QD}	A VER	TICAL	ACCUI	MULAT	OR			
31	30	29	28	27	26	(28)	24	/23	22	21	20	19	18	17	16
R	R	R	R	R	(R)	R/	R	R	R	R	R	R	R	R	R

Bits 11-0 DDA Vertical Accumulator In that Value

Value = 2's complement of [height (in lines) of the output window after scaling] - 1

When this field is programmed, the value does not take effect until the next VSYNC.



Primary Stream Window Start Coordinates (MM81F0)

Read/Write

Address: 81F0H

Power-on Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	Z,		
R	R	R	R	R				PRIN	JARY:	STREA	M Y-S	TART		_ \	\ <u> </u>	
31	30	29	28	27	26	25	24	23	22	21	20	19	18		Ø.	16
R	R	R	R	R				PRIN	//ARY	STREA	M X-S	ART	V		7	

Bits 10-0 Primary Stream Y-Start

Value = Screen line number +1 of the first line of the primary stream window

Bits 15-11 Reserved

Bits 26-16 Primary Stream X-Start

Value = Screen pixel number +1 of the first pixel of the primary stream window

Bits 31-27 Reserved

Primary Stream Window Size (MM81F4)

Read/Write

Address: 8/F2

Power-on Default: Undefined

15	14	13	12	11			V	Z	8	\mathbf{V}	7	6	5	4	3	2	1	0
R	R	R	R	R		7	_				PRII	MARY	STREA	M HEI	GHT			
31	30	29	28	27	≥		1/25	Z	24		23	22	21	20	19	18	17	16
R	R	R	R	€ R		7	1	V			PRI	MARY	STRE/	IW MA	OTH			

Bits 10-0 Primary Stream Raigh

Value Number of lines displayed in the primary stream window

Bits 15-11 Reserved

Bits 26-16 Primary Stream Width

Value = Number of pixels -1 displayed in each line in the primary stream window



Secondary Window Start Coordinates (MM81F8)

Read/Write

Address: 81F8H

Power-on Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	V	Y	1	7
R	R	R	R	R				SECO	NDAR	/ STRE	AM Y-	STAR		_/		7	
31	30	29	28	27	26	25	24	23	22	21	20	19	18		iy	/1	6
R	R	R	R	R				SECO	NDARY	/ STRE	AM X ₂	START	abla abla	^	\supset		

Bits 10-0 Secondary Stream Y-Start

Value = Screen line number +1 of the first line of the secondary stream window

Bits 15-11 Reserved

Bits 26-16 Secondary Stream X-Start

Value = Screen pixel number +1 of the first pixel of the secondary stream window



Secondary Window Size (MM81FC)

Read/Write

Address: 81FCH

Power-on Default: Undefined

																	٠
15	14	13	12	11	10	9	8	7	6	5	4	3	2		1	/ 0	>
R	R	R	R	R				SECO	NDAR	Y STRE	EAM H	EIGH					_
31	30	29	28	27	26	25	24	23	22	21	20	19	18	1	K	/16	3
R	R	R	R	R				SECC	NDAR	Y STR	EAM V	HTAN	V	^	1		

Bits 10-0 Secondary Stream Height

Value = Number of lines displayed in the secondary stream window

Bits 15-11 Reserved

Bits 26-16 Secondary Stream Width


Value = Number of pixels -1 displayed in each line in the primary stream window



Section 22: Memory Port Controller Register Descriptions

This section describes the Memory Port Controller (MPC) Registers for VIRGE. These registers are used to adjust memory control signals and control the video data FIFOs

In all register bit descriptions, the letter "R" identifies reserved bits (a reserved bit's read value is undefined unless noted, and you may write only zero to a reserved bit).





FIFO Control (MM8200)

Read/Write

Offset:8200H

Power-On Default: Undefined

																_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		6)
Р	S THRI	ESHOL	.D			SS T	HRESH	HOLD				P/S	SOAM	DARY	V	7
31	30	29	28	27	26	25	24	23	22	21	20	19	18	K	$\sqrt{1}$	16
R	R	R	R	R	R	R	R	R	R	R	DRF	ARESI	PIN	R		

Bits 4-0 P/S BOUNDARY - Primary/Secondary Stream FIFO Boundary

00000 = Primary Stream = 24 slots; Secondary stream = 0 slots

01000 = Primary Stream = 16 slots; Secondary stream = 8 slot

01100 = Primary Stream = 12 slots; Secondary stream = 12 slots

10000 = Primary Stream = 8 slots; Secondary stream = 10 slots 11000 = Primary Stream = 0 slots; Secondary stream = 24 slots

All other values are reserved and must not be programmed Each slot holds 1 quadword.

Bit 5 Reserved

Bits 10-6 SS THRESHOLD - Secondary Streem Threshold

Value = Number of secondary stream FIFO slbts

When the secondary stream DFO ampties down to this value, an internal signal is generated requesting realiling on the secondary stream FIFO. This value must be ≤ the secondary stream FIFO size specified in bits 4-0 of this register.

Bit 11 Reserved

Bits 16-12 PS THRESHOUT Primary gream Threshold

Value = Number of primary stream FIFO slots

When the primary stream FIFO empties down to this value, an internal signal is generated requesting refilling of the primary stream FIFO. This value must be ≤ the primary stream FIFO size specified in bits 4-0 of this register.

Bit 17 Reserved

Bits 20-18 DRATHRESHOLD - DMA Read FIFO Threshold

Value = number of the FIFO slot that, when when all slots above this are empty, triggers a request for more data. The last slot to be emptied is slot 0.

This FIFO is used for DMA transfers from video memory to system memory and is 8-deep x 64 wide. If, for example, 2 is programmed in this field, a request for more data is generated when the FIFO is drained to the point that 5 slots are empty.



Bits 31-21 Reserved

MIU Control Register (MM8204)

Read/Write

Offset: 8204H

Power-On Default: Undefined

													_		<i></i>
15	14	13	12	11	10	9	8	7	6	5	4 /	$\sqrt{3}$	Y	N	0
R	R	R	R	R	R	R	R	R	CL	СТ	\ \ \ \	W	\RL	RP	R
31	30	29	28	27	26	25	24	23	22	21	/20/	16	18	17	16
R	R	R	R	R	R	R	R	R	R	R/	R	R	Y	R	R

Bit 0 Reserved

Bit 1 RP - RAS Pre-charge Control

0 = RAS pre-charge specified by CR68_3 (2.5 c

 $1 = \overline{RAS}$ pre-charge = 1.5 MCLKs

Bit 2 RL - RAS Low

0 = RAS low specified by CR68_2 (3.5 or

 $1 = \overline{RAS}$ low = 2.5 MCLKs

Bit 3 WT - WE Trailing Edge Delay

0 = WE trailing edge delay specified by CR6F_4
1 = WE trailing edge delay edge on three units, depending on the setting of CR6F_4

Bit 4 WL - WE Leading Edge Delay $0 = \overline{WE}$ leading edge delay specified by CR6F_3

1 = WE leading edge chayer one or three units, depending on the setting of CR6F_3

Bit 5 CT - CAS/OE Trailing Edge Delay

0 = CAS/OE trailing edge de by specified by CR68_0

1 = CAS/OF trailing edge delayed one or three units, depending on the setting of CR68 0

Bit 6 CL - CAS/DE Leading Frage Delay

CAS/Ok leading edge delay specified by CR68_1

QE heading edge delayed one or three units, depending on the setting of

Bits 31-7



Streams Timout Register (MM8208)

Read/Write

Offset: 8208H

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	XX	6
			PS TIN	IEOUT							SS TIN	NEOU T			7
31	30	29	28	27	26	25	24	23	22	21	20	19	18	13	16
R	R	R	R	R	R	R	R	R	R	R	R	√ R	Y	NB/	PST

Bits 7-0 SS TIMEOUT - Secondary Stream Timeout

Value = number of MCLKs that the secondary stream is given read access to video memory before its grant is withdrawn

Bits 15-8 PS TIMEOUT - Primary Stream Timeout

Value = number of MCLKs that the primary stream is given lead access to video memory before its grant is withdrawn

Bit 16 PST - Primary/Secondary Tiebreaker

0 = Primary wins in case of a tie

1 = Secondary wins in case of a te

This bit is effective when the primary and secondary streams have simultaneous requests for video memory access pending.



Miscellaneous Timout Register (MM820C)

Read/Write

Offset: 820CH

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	V	6
		S3D	ENGIN	E TIM	OUT					(CPU TI	MEO	1		~	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	7	V	16
		1	EXT TI	MEOU	Γ						LPB TI	MEQU	V	^	7	
												$\overline{}$				

Bits 7-0 CPU TIMEOUT

Value = number of MCLKs that the CPU is given access to video memory before its grant is withdrawn

Bits 15-8 S3D ENGINE TIMEOUT

Value = number of MCLKs that the S3D Engine is given access to video memory before its grant is withdrawn

Bits 23-16 LPB TIMEOUT

Value = number of MCLKs that the LPB is given write access to video memory before its grant is withdrawn

Bits 31-24 EXT TIMEOUT

Value = number of MCLUs that mother memory master is given access to video memory before its grant is withdrawn





DMA Read Base Address Register (MM8220)

Read/Write

Offset: 8220H

Power-On Default: Undefined

This register is used when the CPU is doing DMA transfers from video memory as specified by clearing bit 1 of MM8580 to 0 (read) and setting bit 0 of MM8480 to 1 (DMA enable).

15	14	13	12	11	10	9	8	7	6	5	4	A 3	T	B	7	0
				DMA	READ	BASE	ADDF	RESS				\sum		Ŏ		0
31	30	29	28	27	26	25	24	23	22	21	z 0	19	V	18	17	16
R	R	R	R	R	R	R	R	R		DM	REA	D BA	ŞE	APD	RESS	

Bits 2-0 Reserved = 0

Bits 22-3 DMA READ BASE ADDRESS

Value = Starting address in video memory for data to be DMAed to system memory (quadword aligned)

Bits 31-23 Reserved

DMA Read Stride/Width Register (MM8224

Read/Write

Offset: 8224

Power-On Default: Undefined

This register is used when the CPN is doing DMA transfers from video memory as specified by clearing bit 1 of MM8580 to 0 (read) and setting bit 0 of MM8480 to 1 (DMA enable).

15	14	13	12	11	767	1	8	7	6	5	4	3	2	1	0
R	R	R	R		1		DMA	READ :	STRIDE				0	0 -	0
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	R	R	R/)	DMA	READ	WIDTH				0	0	0

Bits 2-0 Reserved =

Bits 11-3 \DMA READ STRIDE

Value = Number of quadwords to add to the address at the end of a line to generate the address for the next line to be transferred

A DMA transfer from video memory to system memory starts at the address specified in MM8220_22_3 and proceeds for the number of quadwords defined by the value in bits 27-19 of this register. The stride value is then added to end of line address to get the addess for the start of the next line to be transferred.





Bits 15-12 Reserved


Bits 18-16 Reserved = 0

Bits 27-19 DMA READ WIDTH

Value = [Number of quadwords per line to transfer to system memory]









Section 23: DMA Register Descriptions

This section describes the Direct Memory Access (DMA) registers for ViRGE. These registers are used to control the two DMA channels when ViRGE operates as a PCI box haster. The video/graphics data transfer channel handles:

- Compressed video data transfers from system memory to a MPLG-1 decoder via the LPB
- Decompressed video data (software MPEG) transfer to the frame buffer via the LPB
- Frame buffer data transfers to system memory

For the latter case, the video memory read data location and structure are specified in MM8220 and MM8224. These are described in the Memory Port Controller section.

The command data channel handles transfers of command and drawing parameter data from system memory to the S3D Engine.

These two channels can operate independential

In all register bit descriptions, the lefter "F" dentities reserved bits (a reserved bit's read value is undefined unless noted, and you may write only zero to a reserved bit).





23.1 VIDEO/GRAPHICS DATA TRANSFER CHANNEL

Video DMA Starting System Memory Address Register (MM8580)

Read/Write

Offset: 8580H

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	Γ	4	3	I	Z	N	0
				STA	ARTIN	G MEN	ORY /	ADDRE	SS			/ >			1	R/W	ENB
31	30	29	28	27	26	25	24	23	22	21	Z:	20	K		/18	17	16
					ST	ARTIN	G MEN	ORY A	ADDRE	ss/	^	1			y		

Bit 0 ENB - Video/Graphics DMA Enable

0 = Video/Graphics DMA disabled

1 = Video/Graphics DMA enabled

This bit is reset to 0 by the DMA controller at the completion of a video/graphics DMA transfer.

Bit 1 R/W - Video/Graphics DMA Read/Write

0 = Video DMA read (video memory) to system memory)

1 = Video DMA write (system methory to the LPB output FIFO)

Data written to the LPB output NFO can be directed to an MPEG decoder (compressed data) or to vide memory with optional decimation.

Bits 31-2 STARTING MEMORY ADDRES

Value = Starting memory andress when performing a DMA transfer from video memory to system memory to the LPB output FIFO





Video DMA Transfer Length Register (MM8584)

Read/Write

Offset: 8584H

Power-On Default: Undefined

		_					,				,						
15	14	13	12	11	10	9	8	7	6	5	4	3	2		X	/	
					DMA 7	TRANS	FER LE	NGTH							R	1	4
31	30	29	28	27	26	25	24	23	22	21	20	19\	18		Ŋ	/1	6
R	R	R	R	R	R	R	R			DMA:	TRANS	PER L	ENOTH	~	\mathcal{T}		

Bits 1-0 Reserved

Bits 23-2 DMA TRANSFER LENGTH

Value = (Number of double words to transfer) - 1.

Bits 31-24 Reserved

23.2 COMMAND TRANSFER CHANNEL

Command DMA Base Address Register (MM\$599)

Read/Write

Offset: 8590)

Power-On Default: Undefined

15	14	13	12	11	1,8	/9/	/	13	6	5	4	3	2	1	0
В	ASE A	DDRES	SS		\mathcal{N}	V		Y						BS	ENB
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				~			BASE A	DDRES	SS						

Bit 0 ENB - Comman DMA Enable

0 = Command DivA disabled

1 = Command DMA enabled

Bit 1 BS - Command DMA Buffer Size

0 ≠ 4 KByte buffer size 1 = 64 KByte buffer size

Bits 31-2 RASE-ADDRESS

Value = Command DMA buffer base address

Bits 15-12 must be 000b for a 64K buffer size (64K aligned).



Command DMA Write Pointer Register (MM8594)

Read/Write

Offset: 8594H

Power-On Default: Undefined

													$\overline{}$		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 1	
					N	/RITE F	POINTE	ER .						R	Y
31	30	29	28	27	26	25	24	23	22	21	20	19	18	1x	16
R	R	R	R	R	R	R	R	R	R	R	R	R	A	LR)	WPU
													1	_	

Bits 1-0 Reserved

Bits 15-2 WRITE POINTER

Value = next doubleword address after the last doubleword written to the system memory buffer

Bit 16 WPU - Write Pointer Updated

Software must set this bit to 1 each time is updates the write pointer. The DMA controller resets this bit to 0 when it begins reading from the buffer.

Bits 31-17 Reserved

DMA Read Pointer Register (MM8598)

Read/Write

Offset: 8598H

Power-On Default: Undefined

15	14	13	12	11	16	1/2	8	7	6	5	4	3	2	1	0
						READ	POINTE	R						R	R
31	30	29	28	<u>2</u> 2	126	25	24	23	22	21	20	19	18	17	16
R	R	·R	B	R	R	A	R	R	R	R	R	R	R	R	R

Bits 1-0 Reserved

Bits 15-2 (READ POINTER

Value = Address of next doubleword in system memory to be read by the DMA

4K buffer: address = base address 31-12 (concat) read pointer 11-2 (concat) 00 64K buffer: address = base addess 31-16 (concat) read pointer 15-2 (concat) 00

After this pointer value is initialized, it is is updated automatically by ViRGE.

Bits 31-16 Reserved



Section 24: Local Peripheral Bus Register Descriptions

This section describes the Local Peripheral Bus (LPB) registers.

In all register bit descriptions, the letter "R" identifies reserved bits a reserved bit's read value is undefined unless noted, and you may write only zero to a reserved bit).





LPB Mode Register (MMFF00)

Read/Write

Address: FF00H

Power-on Default: 00000000H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	Y	1
R	R	LBA	CHS	CVS	LHS	LVS	R	R	CBS	SF	LR	L F	MOL)E	Y <u>k</u> €
31	30	29	28	27	26	25	24	23	22	21	20	19\	18	X	16
CFL	R	R	R	R	ILC	SNO	CS	R	VI	-T	R	\R\	B		мвs

Bit 0 LE - LPB Enable

0 = LPB Disabled

1 = LPB Enabled

Enabling the LPB causes the LPB mode pin configurations described in Section 2 to take effect. The exact pin configuration depends on which LPB mode is enabled via bits 3-1 of this register or which feature conjector option is selected. Once enabled, the LPB is reset either by a system reset of via bit and this register.

Bits 3-1 LPB MODE

000 = Scenic/MX2 Mode. Pins 203 and 204 ct as VR VRDY and CREO/CRDY respectively.

001 = Video 16 Mode (PCI only). Fins 203 nd 204 act as HS and VS respectively and pins 201-199, 189-185 act as LD[15:8]. The Trio64V+ expects 16-bit Philips digitizer

203 and 204 to act as HS and VS respectively and the 010 = Video 8 in Mode. Ping Trio64V+ expects video tata 8-bit units (LD[7:0]).

011 = Video 8 In/Out Mode. This setting enables the bi-directional CL-480 interface. 100 = Pass-through Mode. 32-bi data from the output FIFO is passed directly to the Yom the output FIFO is passed directly to the decimation input to the video KIDO. This allows decimation of CPU-provided data.

All other values are

Bit 4 LR- LPB Reset

0 = No effect

1 = Reset LPB

ould be set and then reset before switching between LPB modes. This bit

Bit 5 **Skip)** Frames

Write all received frames to memory

Write every other received frame to memory (1, 3, etc.)



Bit 6 CBS - Color Byte Swap

 $0 = Incoming \ video \ is \ in \ U_{01}, \ Y_0, \ U_{01}, \ Y_1 \ format \ (e.g., \ CL-480), \ byte \ swapping \ enabled$

1 = Incoming video is in Y₀, U₀₁, Y₁, V₀₁ format (e.g., SAA7110), no byte swapping

Bits 8-7 Reserved

Bit 9 LVS - LPB Vertical Sync Input Polarity

0 = LPB vertical sync input is active low

1 = LPB vertical sync input is active high

Bit 10 LHS - LPB Horizontal Sync Input Polarity

0 = LPB horizontal sync input is active low

1 = LPB horizontal sync input is active high

Bit 11 CVS - CPU VSYNC (Write Only)

Writing a 1 to this bit causes the Trio64V+ to do whetever functions it is programmed to do upon receipt of a VSYNC. For example, yellues programmed in certain registers

only take effect at the next VSYNC.

Bit 12 CHS - CPU HSYNC (Write Only)

Writing a 1 to this bit causes the Trio (V+ to do whatever functions it is programmed to do upon receipt of an HSYNC.

Bit 13 LBA - Load Base Address (Write Option

Writing a 1 to this bit immediately loads the base address currently being pointed to.

Bits 15-14 Reserved

Bits 17-16 MBS - Maximum LPE to Scenig MX2 compressed Data Burst Size (Scenic/MX2 mode only)

00 = Burst 1 32-bit work

01 = Burst 2 32-bit words

10 = Burst 3 22-bit words

11 = Burst all 32-bit words (mitil empty)

With a cetting of 1b software must ensure that no more than eight 32-bit words are burst to the Spenic WX2 in a single burst. For example, if the FIFO is full (8 entries), no more entries should be written until the burst is complete.

Bits 20-18

0-18 Reservé

Bits 22-21

VAT - Video FIFO Threshold

00 1 FJFO slot

01 = 2 FIFØ slots

10 = 4-FIFO slots

11 = 6 FIFO slots

When this many slots are filled in the video FIFO, a request is generated to the memory manager to begin emptying the FIFO. This is used to maximize the efficiency of the memory interface.



Bit 23 Reserved

Bit 24 CS - LPB Clock Source

0 = LPB clock driven by SCLK (pin 194)

1 = LPB clock driven by LCLK (pin 148)

This bit allows for the LPB to be used in pass-through mode (MMFE00_3 when the Trio64V+ is configured for compatible mode. The LPB is normally LCLK, but this is not available in compatible mode.

Bit 25 SNO - Sync Non-Overlap

0 = No effect

1 = Don't add stride after first HSYNC

This bit must be set when the first HSYNC does not occar within the SYNC active period.

Bit 26 ILC - Invert LCLK

0 = Use LCLK as received

1 = Invert the LCLK input

Bit 24 of this register must be set to 1 fa effective.

Bits 30-27 Reserved

Bit 31 CFL - CFLEVEL Status (Read Opty

This bit reflects the state of the CFL Jingut (pin 182) in Video In/Out (CL-480)

mode.



LPB FIFO Status Register (MMFF04)

Read Only

Address: FF04H

Power-on Default: 00000008H

15	14	13	12	11	10	9	8	7	6	5	4	3	2		X	
R	R	OFAE	OFE	OFF	R	R	R	R	R	R	R		JHE C	o sì	ATD	s/
31	30	29	28	27	26	25	24	23	22	21	20	19	18	3	玖	16
VF1AE	VF1E	VF1F	R	R	R	R	R	R	VF0AE	VF0E	VF0F	R	V A	\	B	R
				l			1	l					Λ.	/	-	

Bits 3-0 LPB Output FIFO Status

0000 = 0 FIFO slots free

0001 = 1 FIFO slot free

0010 = 2 FIFO slots free

0011 = 3 FIFO slots free

0100 = 4 FIFO slots free

0101 = 5 FIFO slots free

0110 = 6 FIFO slots free

0111 = 7 FIFO slots free 1000 = 8 FIFO slots free

Each slot contains 4 bytes

Bits 10-4 Reserved

Bit 11 OFF - LPB Output FIFO Fy/I

0 = Output FIFO not full

1 = Output FIFO full

Bit 12 OFE - LPB Output FIPO Empt

0 = Output FIFO not ei

1 = Output FIFO

Bit 13 OFAE - LPB Output FIEO Almost Empty

0 = Output FIFe has comething other than 1 slot filled

1 = Output PIEO has one slot filled

Bits 19-14 Reserved

Bit 20 /VFOF LP Vide FIFO 0 Full

0 = Video FIFO 0 not full

1 Nidelo FIFO 0 full

Bit 21 VFQE - LPB Video FIFO 0 Empty

0 = Video FIFO 0 not empty

1 = Video FIFO 0 empty

Bit 22 VF0AE - LPB Video FIFO 0 Almost Empty

0 = Video FIFO 0 has something other than 1 slot filled

1 = Video FIFO 0 has one slot filled



Bits 28-23 Reserved

Bit 29 VF1F - LPB Video FIFO 1 Full

0 = Video FIFO 1 not full

1 = Video FIFO 1 full

Bit 30 VF1E - LPB Video FIFO 1 Empty

0 = Video FIFO 1 not empty

1 = Video FIFO 1 empty

Bit 31 VF1AE - LPB Video FIFO 1 Almost Empty

0 = Video FIFO 1 has something other than 1 slot filled

1 = Video FIFO 1 has one slot filled



LPB Interrupt Flags Register (MMFF08)

Read/Write

Address: FF08H

Power-on Default: 00000000H

15	14	13	12	11	10	9	8	h	Z)/ ⁶ ,	4	3	2	1	0
R	R	R	R	R	R	R	R	R	V	Y	R	R	SPS	EFI	ELI	FEI
31	30	29	28	27	26	25	24	23	2	2	21	20	19	18	17	16
R_	R	R	R	R	R	R	8PW	8	M	₹ }	R	R	SPM	EFM	ELM	FEM

Bit 0 FEI - LPB Output FIFO Empt Inter upt Catyle

0 = No interrupt

1 = LPB output FIFO empt

Writing a 1 to this oil lears the interrupt.

Bit 1 ELI - End of Line Interrupt Ctalus

0 = No interrupt

1 = HSYNC input on pin 202

Writing a 1-to the bit clears the interrupt.

Bit 2 EFI - End of Frame Interrupt Status

0 = No interrupt 1 = VS/NC input on pin 203

Witing a 1 to this bit clears the interrupt.

Bit 3 SRS - Serial Port Start Detect Interrupt Status

0 - No interrupt

1 = Serial port start condition detected

A serial port start condition occurs when SPD (pin 206) is driven low by another device while SPCLK (pin 205) is not being driven low. Writing a 1 to this bit clears the interrupt.



Bits 15-4 Reserved

Bit 16 FEM - LPB Output FIFO Empty Interrupt Enable Mask

0 = LPB output FIFO empty interrupt disabled

1 = LPB output FIFO empty interrupt enabled

Bit 17 ELM - End of Line Interrupt Enable Mask

0 = End of Line interrupt disabled

1 = End of Line interrupt enabled

Bit 18 EFM - End of Frame Interrupt Enable Mask

0 = End of frame interrupt disabled

1 = End of frame interrupt enabled

Bit 19 SPM - Serial Port Start Detect Interrupt Mask

0 = Serial port start detect interrupt disabled

1 = Serial port start detect interrupt enabled

Bits 23-20 Reserved

Bit 24 SPW - Serial Port Wait

0 = Release SPCLK (pin 205) to float high

1 = Drive SPCLK (pin 205) low upon receipt of a ort start condition

Setting this bit to 1 enables serial port wait state ntil the Host is ready to process

the data.





LPB Frame Buffer Address 0 Register (MMFF0C)

Read/Write

Address: FF0CH

Power-on Default: 00000000H

15	14	13	12	11	10	9 LPB B	8 UFFEF	7 ADDF	6 RESS 0	5	4	3	2	Y		/
31	30	29	28	27	26	25	24	23	22	21	20	19	18	V	N	16
R	R	R	R	R	R	R	R	R	R		LPB B	OFFER	MA	PES	\$0	

Bits 21-0 LPB Frame Buffer Address 0

Value = starting address 0 (offset in bytes from the frame buffer) for writing LPB data to the frame buffer

This value will normally be the same as the secondary stream frame buffer address 0. The value must start on an 8-byte boundary.

Bits 31-22 Reserved

LPB Frame Buffer Address 1 Register (MMFF10)

Read/Write

Address: FF10

Power-on Default: Undefined

15	14	13	12	11	10	1		1/8/	7/	6	5	4	3	2	1	0					
						(PP	B			RESS 1											
31	30	29	28	27	28	25	Λ	24	23	22	21	20	19	18	17	16					
R	R	R	R	R	B	R	V	R	Ŕ	R	LPB BUFFER ADDRESS 1										

Bits 21-0 LPB Frame Butter Address

Value f sparting andress 1 (offset in bytes from the start of the frame buffer) for writing LPB data to the frame buffer

This value will no mally be the same as the secondary stream frame buffer address 1. Both address 0 and address 1 are defined when double buffering is used. The value must stert on an 8-byte boundary.



LPB Direct Read/Write Address Register (MMFF14)

Read/Write

Address: FF14H

Power-on Default: Undefined

15	14	13	12	11	10	9	8	7	6	5	4	3	2	X	1 0
					LPB [DIRECT	READ	WRIT	E ADD	RESS				7	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	√y	16
R	R	R	R	R	R	R	R		П		LPB	A EAD	WMTE	ADZ	RESS

Bits 20-0 LPB Direct Read/Write Address

Value = address of Scenic/MX2/CL-480 register to read/write

Bits 23-21 TT - Transaction Type (Scenic/MX2)

000 = Register write

001 = Register read

110 = Compressed video data write from the autout FIFO. This value is automatically generated by hardware when data is written to the output FIFO.

Bits 31-24 Reserved

LPB Direct Read/Write Data Register (MM5R)8

Read/Write

Address: F

Power-on Default: Undefined

15	14	13	12	11	M	V	8	V 7	6	5	4	3	2	1	0
					77	DIR	ECT RE	AD/WF	RITE DA	ΔTA					
31	30	29	28	27~	26	25	24	23	22	21	20	19	18	17	16
				~	_	B DIR	CT RE	AD/WF	RITE DA	ATA					

Bits 31-0 LPB Di ect Read/Write Data

A write to this register triggers a read/write sequence based on the address information in MMFT-14 28-0.



LPB General Purpose Input/Output Port Register (MMFF1C)

Read/Write - see bit definitions

Address: FF1CH

Power-on Default: Undefined

This register is available only for PCI bus configurations.

R R R R R R R R R LPB GIP 188 GIP 18	15	14	13	12	11	10	9	8	7	6	5	4	3	2	Z,	6
	R	R	R	R	R	R	R	R		LPB	GIP		h '	INB GORY		
B B B B B B B B B B B B B B B B B B B	31	30	29	28	27	26	25	24	23	22	21	20	10	18	/ \	16
	R	R	R	R	R	R	R	R	R	R	R	A	R	\\R(R	R

Bits 3-0 LPB General Purpose Output Data Port

These bits are driven onto the LPB LD[3:0] lines who rever a write is performed to CR5C. STWR is asserted (low) at this time for use as an enable strobe for latching the data into an external buffer.

Bits 7-4 LPB General Purpose input Data Port (Read only

Whenever a write is performed to CR5C, SWR is a seried (low). This strobe can be used to enable a register to drive data set to any or all of the LD[7:4] lines. This data is then latched into these bits.





Serial Port Register (MMFF20)

See Bit Definitions

Address: FF20H

Power-on Default: 00000000H

This register can also be accessed at I/O ports E2H or E8H. See the Serial Communications Port 40 scription in Section 12.

15	14	13	12	11	10	9	8	7	6	5	4	3/	18		Ź	0
R	R	R	B4M	взм	B2M	B1M	BOM	R	R	R	SPE	S QR	sc	B/	\$ 6 \$	SCW
31	30	29	28	27	26	25	24	23	22	21	20	19	118		17	16
R	R	R	R	R	R	R	R	R	R	R	/ / /	B	\ R		R	R

Bit 0 SCW - Serial Clock Write

0 = Pin 205 is driven low

1 = Pin 205 is tri-stated

Pin 205 carries the DDC/I²C clock, depending on the operational mode. When pin 205 is tri-stated, other devices may drive this line. The actual state of the pin is read via bit 2 of this register.

Bit 1 SDW - Serial Data Write

0 = Pin 206 is driven low

1 = Pin 206 is tri-stated

Pin 206 carries the DDC/I² data depending on the operational mode. When pin 206 is tri-stated, other devices may once this line. The actual state of the pin is read via bit 3 of this register.

Bit 2 SCR - Serial Clock Read (Read Only)

0 = Pin 205 is low

1 = Pin 205 is tri-stated too device is driving this line)

Bit 3 SDR - Serial Data Read (Read Only)

0 = Pin 206 is low

1 = Pin 206 is to stated (no device is driving this line)

Bit 4 SPE - Betial Part Enable

0 = Use of bits 1-0 of this register disabled

= Use of bite 1-0 of this register enabled

Bits 5-7 Reserved

Bit 8 80M-Bit Mirror (Read Only)

0 Pin 205 is driven low

1 = Pin 205 is tri-stated

Bit 9 B1M - Bit 1 Mirror (Read Only)

0 = Pin 206 is driven low

1 = Pin 206 is tri-stated



Bit 10 B2M - Bit 2 Mirror (Read Only)

0 = Pin 205 is low

1 = Pin 205 is tri-stated (no device is driving this line)

Bit 11 B3M -Bit 3 Mirror (Read Only)

0 = Pin 206 is low

1 = Pin 206 is tri-stated (no device is driving this line)

Bit 12 B4M - Bit 4 Mirror (Read Only)

0 = Use of bits 1-0 of this register disabled

1 = Use of bits 1-0 of this register enabled

Bits 31-13 Reserved

LPB Video Input Window Size Register (MMFF24)

Read/Write

Address: FF24H

Power-on Default: Undefined

This register applies only to Video 8 In or Video 16 mode

										<u> </u>		/ W								
15	14	13	12	11	10	9	8/		1	6		3	4	3	2	1	0			
R	R	R	R					XIQ	ΕÒ	WP	UŢ	LINE	WIDTH	1						
31	30	29	28	27	26	25	24	2	£	 }	2/	21	20	19	18	17	16			
R	R	R	R	R	R	B		1	T	VIDEO INPUT WINDOW HEIGHT										

Bits 11-0 Video Input Line Width

Value = [# pixels 2], 2 for video 8 mode Value = # pinxes -2 for video 16 mode

This is the width of the displayed line after the offset specified in MMFF28_11-0. Before the 2 is subtracted, the number of pixels must be a multiple of 4. For example, in Video 16 mode if the line width is 637 pixels, this must be rounded up to 640. The programmed value is then 640 - 2 = 638.

Bits 15-12 Reserved

Bits 24-16 Vigeo Input Window Height

Value = [height in lines of each video input frame] - 1

This is the number of displayed lines - 1 after the offset specified in MMFF28_24_16.



LPB Video Data Offsets Register (MMFF28)

Read/Write

Address: FF28H

Power-on Default: Undefined

This register applies only to Video 8 In or Video 16 mode

15	14	12	12	11	10	_		.	6	- E	1	1 3	$\widehat{}$	7	\nearrow	
15	14	13	12		10		0		<u> </u>	5	4	3	Ц			<u> </u>
R	R	R	R				HOR	IZONT	AL VID	EO DA	ATA OF	E SET	1	D	> >	,
31	30	29	28	27	26	25	24	23	22	21	200	V9	Z	18/	Y	16
R	R	R	R	R	R	R			VERTI	CAL VI	DEO)	ATA	Ø	+SET		


Bits 11-0 Horizontal Video Data Offset

Value = [number of LCLKs between HSYNC and the start of valid pixel data] - 2

Bits 15-12 Reserved

Bits 24-16 Vertical Video Data Offset

Value = number of HSYNCs between VSYNC and affirm first valid data line





LPB Horizontal Decimation Control Register (MMFF2C)

Read/Write

Address: FF2CH

Power-on Default: Undefined

													$\overline{}$		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	X	
						VIDEC	DATA	BYTE	MASK						\checkmark
31	30	29	28	27	26	25	24	23	22	21	20	19	18	W	16
						VIDEC	DATA	BYTE	MASK			$\overline{}$	7	~)

Bits 31-0 Video Data Byte Mask

Each 32 bytes of video data input is compared with vis mask. If a bin in this mask is 1, the corresponding byte is discarded. If a bit is a 0, the corresponding byte is passed to the video memory. In Video 16 mode, each bit masks 2 bytes. In pass-through mode, each bit masks 4 bytes. Normally, decimation starts with bit 0 after an HSYNC. If a horizontal video data offset is specified in MMFF28_11-0 (video 8 or 16 modes only), decimation aligns with the start of data after the offset.

LPB Vertical Decimation Control Register (MMFF20)

Read/Write

Address: FF30H

Power-on Default: 00000000H

15	14	13	12	11	10		79	X	- }	N	Y	6	5	4	3	2	1	0
							VJE	Ø	Ø.	ΓÀ	WE	MASK						
31	30	29	28	27	26		(28	7	/24		23	22	21	20	19	18	17	16
			-		77	\mathcal{T}_{i}	VIDE	\mathbf{z}	DV.		LINE	MACK						

Bits 31-0 Video Data Line Mask

Each 32 lines of video data input is compared with this mask. If a bit in the mask is 0, the corresponding line is discarded. If a bit is a 1, the corresponding line is passed to the video memory is vertical video data offset is specified in MMFF28_24-16 (video 8 or 16 modes only), decimation does not align with the starting line after the offset and inspead starts from VSYNC.



LPB Line Stride (MMFF34)

Read/Write

Address: FF34H

Power-on Default: 00000000H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1/	0	<u> </u>
R	R	R	R						LINE S	STRIDE				1	7	
31_	30	29	28	27	26	25	24	23	22	21	20	19\	18	V	16	3
R	R	R	R	R		R	R	R	R	R	R/	R	/ A	NP/	R	

Bits 11-0 Line Stride

Value = byte offset of vertically adjacent pixels

This offset is added to the line starting address each HSVNC to get the new line starting address. Each line must begin on an 8-byte boundary.

Bits 31-12 Reserved

LPB Output FIFO Register (MMFF40)

Read/Write

Address: FF40H FF 4H... FF56H

Power-on Default: 00000000H


Writes to any of the addresses in this 8 doubleword address range will be transferred to the LPB input FIFO. This allows efficient use of the MOVS assembly language instruction. Accesses must be to doubleword addresses.

					Δ			<i></i>							
15	14	13	12	11	(18)	\	8	7.	6	5	4	3	2	1	0
				_		Not	PUT F	IFO D	ATA						
31	30	29	28	(27	B	34	24	23	22	21	20	19	18	17	16
					1	_ gl	JTPUT F	IFO D	ATA					,	

Bits 31-0 Output FIFO Data

Note: Software must never transfer more compressed data than there is room for in the output EIFO. This information is read from MMFF04_3-0.







Section 25: Miscellaneous Register Descriptions

In all register bit descriptions, the letter "R" identifies reserved bits (a reserved bits read value is undefined unless noted, and you may write only zero to a reserved bits.

Subsystem Status Register (MM8504)

Read Only

Offset: 8504H

Power-On Default: Undefined

This read-only register provides information on interrupt status, monitor I.D. and the number of bits per pixel. See the Subsystem Control (MM8504, Write Only) register for details on enabling and clearing interrupts.

15	14	13	12	11	10	94		B	7	6	5	4	3	2	1	0
						7	入		LPB	3DF	CD	HD	FIFO	FIFO	3D	VSY
R	R	R	S	3D FIF	O SLC	ys yf	15 6		WT/	FIFO	DON	DON	EMP	OVF	DON	INT
31	30	29	28	27	26	Q5 /		24	23	22	21	20	19	18	17	16
R	R	R	R	R	R	R	X	R	R	R	R	R	R	R	R	R

Bit 0 VSY INT - Vertical Sync Interpret Status

0 = No interrupt

1 = Interrupt generated

Bit 1 3D DON - 63D Engine Done Interrupt Status

0 = No interrupt

Interrupt generated

Bit 2 FIFO OV - Command FIFO Overflow Interrupt Status

10 = Noin tentrupt

= interrupt generated

Bit 3 FIFO EMP - Command FIFO Empty Interrupt Status

0 = No interrupt

1 = Interrupt generated



Bit 4 HD DON - Host DMA Done Interrupt Status

0 = No interrupt

1 = Interrupt generated

Bit 5 CD DON - Command DMA Done Interrupt Status

0 = No interrupt

1 = Interrupt generated

Bit 6 3DF FIF - S3D FIFO Empty Status

0 = No interrupt

1 = Interrupt generated

Bit 7 LPB INT - LPB Interrupt Status

0 = No interrupt

1 = Interrupt generated

Bits 12-8 S3D FIFO SLOTS FREE

00000 = 0 slots free

10000 = 16 slots free (S3D FIFO is 16 slots deep

Bit 13 S3D ENG - S3D Engine Status

0 = S3D Engine busy

1 = S3D Engine idle

Bits 31-14 Reserved

Subsystem Control Register (MM8604)

Write Only

Offset: 8604H

Power-On Default: Undefine

This register allows each of several interrupt cources to be enabled or disabled. Interrupt status (Subsystem Status (MM8504, Read only) be cleared. This register also controls the software reset of the graphics engine.

					$\boldsymbol{-}$										
15	14	13_	1/2	11)	10	9	8	7	6	5	4	3	2	1	0
S3D	RST	3 0F	COP	PHO	E NB	3DD	VSY	HDD	3DF	CDD	HDD	FIFO	FIFO	3DD	VSY
1	0	ENB	ENE	EMP	OVF	ENB	ENB	ENB	CLR	CLR	CLR	CLE	CLO	CLR	CLR
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	.R	R	V	R	R	R	R	R	R	R	R	R	R	R	R

Bit 0 VSY CLR - Clear Vertical Sync Interrupt Status

0 = No change

1 = Clear



- Bit 1 3DD CLR Clear S3D Engine Done Interrupt Status
 - 0 = No change
 - 1 = Clear
- Bit 2 FIFO CLO Clear Command FIFO Overflow Interrupt Status
 - 0 = No change
 - 1 = Clear
- Bit 3 FIFO CLE Clear Command FIFO Empty Interrupt Status
 - 0 = No change
 - 1 = Clear
- Bit 4 HDD CLR Clear Host DMA Done Interrupt Status
 - 0 = No change
 - 1 = Clear
- Bit 5 CDD CLR Clear Command DMA Done Interrupt Status
 - 0 = No change
 - 1 = Clear
- Bit 6 3DF CLR Clear S3D FiFO Empty Interrupt Statu
 - 0 = No change
 - 1 = Clear
- Bit 7 HDD ENB Host DMA Done Interrupt Enable
 - 0 = Disable
 - 1 = Enable interrupt when a bost DMA transfer is complete and CR32_4 = 1
- Bit 8 VSY ENB Vertical Sync Interrupt Enable
 - 0 = Disable
 - 1 = Enable interrupt when VSYNC goes active and CR32_4 = 1
- Bit 9 3DD ENB- S3D Engine Done Interrupt Enable
 - 0 = Disable
 - 1 = Enable interrupt when the S3D Engine completes its current task and becomes idle and CR32_4_1
- Bit 10 FIFO END OVE Command FIFO Overflow Interrupt Enable
 - 0 = Disable
 - 1 = Enable interrupt when the command FIFO overflows and CR32_4 = 1
- Bit 11 FIFO ENB EMP/Command FIFO Empty Interrupt Enable
 - 0 = Disable
 - 1 = Enable interrupt when the command FIFO becomes empty and CR32_4 = 1
- Bit 12 CDD ENB / Command DMA Done Interrupt Enable
 - 0 ► Disable
 - 1 = Enable interrupt when a command DMA transfer is complete and CR32_4 = 1
- Bit 13 3DF ENB S3D FIFO Empty Interrupt Enable
 - 0 = Disable
 - 1 = Enable interrupt when the S3D FIFO becomes empty and CR32_4 = 1



Bits 15-14 S3D RST - S3D Engine Software Reset

00 = No change

01 = S3D Engine enabled

10 = Reset

11 = Reserved

Setting CR66_1 to 1 is equivalent to setting these bits to 10b.

Bits 31-16 Reserved

Advanced Function Control Register (MM850C)

Read/Write

Offset: 850CH

Power-On Default: Undefined

15	14	13	12	11	10	9	8	7	9	Ī	Y	Y	2	1	0
R	R	R	R	R	R	R	R	R /	\	R	A	Ř	R	R	ENB EHFC
31	30	29	28	27	26	25	24	28	/2/\	21	20	19	18	17	16
R	R	R	R	R	R	R	R	⟨ R ⟨	/ R//	À	R	R	R	R	R

Bit 0 ENB EHFC - Enable Enhanced Fungtion

0 = Enable VGA and VESA planar M bits pixel modes
1 = Enable all other modes Enable and VESA non-planar)

This bit is ORed with bit 0 g equivalent to it.

Bits 3-1 Reserved

Bit 4 LA ENB- Linear Addressing Enable

0 = Disable linear addres

1 = Enable linear addressi

of CR58 and is equivalent to it. This bit is ORed

Bits 31-5 Reserved



Section 26: PCI Register Descriptions

The PCI specification defines a configuration register space. These egisters allow dice relocation, device independent system address map construction and automatic configurations. ViRGE provides a subset of these registers, which are described below.

The configuration register space occupies 256 bytes. When a configuration read or write command is issued, the AD[7:0] lines contain the address of the register is this space to be accessed. ViRGE supports or returns 0 for the first 64 bytes of this space.

In the following register descriptions, 'R' stands for reserved (whe = 0, read = undefined).

Vendor ID

Read Only

Address: 00H

Power-On Default: 5333H

This read-only register identifies the device manufacturer.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Vendor ID

Bits 15-0 Vendor ID

This is hardwire to \$333H to identify \$3 Incorporated.



Device ID

Read Only

Address: 02H

Power-On Default: 5631H

15	14	13	12	11	10	9	8	7	6	5	4	3	2		⊘
							Devi	ce ID						1	

Bits 15-0 Device ID

Hardwired to 5631H (initial stepping)

Command

Read/Write

Address: 04H

Power-On Default: 0000H (PCI); 0003H (VL)

This register controls which types of PCI cycles ViRGF cap and respond to.

									 _	_	_ ^		/				
15	14	13	12	11	10	9	8		9		<u>_</u>	Z	4	3	2	1	0
								1		7	ø	VC				MEM	0
R	R	R	R	R	R	R	R		\\ R	X	SN	ΝP	BME	R	R		

Bit 0 I/O - Enable Response to I/O

0 = Response to I/O space acco disabled

1 = Response to I/O space abled

Bit 1 MEM - Enable Response to Memory Accesses

0 = Response to mamora space accesses is disabled

1 = Response to memory pace accesses enabled

Bits 3-2 Reserved

Bit 4 BME - Bus Master Operation Enable

0 = Bus master operation disabled

Bus master operation enabled

Bit 5 RAMBAC Register Access Snooping

VIRGE claims and responds to all RAMDAC register access cycles VIRGE performs RAMDAC register writes but does not claim the PCI cycle.

RAMDAC register read accesses are performed by ViRGE.

Bits 15-6 Reserved



Status

Read/Write

Address: 06H

Power-On Default: 0200H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	L		
R	R	RMA	RTA	R	DEV	SEL	R	R	R	R	R	R	9		RY	A

Bits 8-0 Reserved

Bits 10-9 DEVSEL - Device Select Timing 01 = Medium DEVSEL timing. (hardwired)

Bit 11 Reserved

Bit 12 RTA - Received Target Abort

0 = No effect

1 = Bus master transaction terminated with taget short

Bit 13 RMA - Received Master Abort

0 = No effect

1 = Bus master transaction terminated with master-abor

Bits 15-14 Reserved

Class Code

Read Only

Power-On Default: 30000H

Address: (8)

This register is hardwired to 20000001 to specify that VIRGE is a VGA-compatible display controller.

						• //									
15	14	13	12	M	710	9)	8	7	6	5	4	3	2	1	0.
	Р	ROGR	AMMIN	VG IN	TERTA	CE					REVIS	ION ID			
31	30	29	28/	227	\$26	25	24	23	22	21	20	19	18	17	16
		BA:	SE(CL	ss d	ODE						SUB-0	CLASS			



Latency Timer

Read/Write

Address: 0DH

Power-On Default: 0000H

15	14	13	12	11	10	9	8	7	6	5	4	3	2	\int		∕ ∂	,
E	3M LA	TENCY	TIMEF	₹	0	0	0	R	R	R	R	R/	R		R	K	

Bits 7-0 Reserved

Bits 10-8 Reserved = 0

These are the 3 lsb's of the latency timer value, providing 8 docks granularity.

Bits 15-11 BM LATENCY TIMER - Bus Master Latency Timer

Value = number of PCI clocks ViRGE can keep its bus master grant without having it removed

These are the 5 msb's of this value. The three she are 000b. This value is normally programmed by the systemBIOS based in part on the equested value in bits 15-8 of 3EH.

Base Address 0

Read/Write

Address: 12H (high) 10H (lew)

Power-On Default: 7000 0000H (PCI) 0000 0000H

15	14	13	12	11	166	9/	8	7	6	5	4	3	2	1	0
R	R	R	R	R	R	R	R	R	R	R	R	PREF			MSI
							y .		Ì			= 0	TYPE	=00	= 0
31	30	29	28	Q 7	26	3	24	23	22	21	20	19	18	17	16
	BASE ADDRESS &					7	R	R	R	R	R	R	R	R	R

Bit 0 MSI - Melmory Space Indicator

bace registers map into memory space (hardwired)

Bits 2-1 TYPE - Type of Address Relocation

00 = Locate anywhere in 32-bit address space (hardwired)

Bit 3 PREF - Prefetchable

0 = Sees not meet the prefetchable requirements (hardwired)

Bits 22-4 Reserved



Bits 31-23 BASE ADDRESS 0

Value = upper 6 bits of the base address for accessing ViRGE registers and memory via memory-mapped I/O

This field provides for address relocation. ViRGE maps the upper 6 bits of the register to the Linear Address Window Position register CR59. Bits [31:26] map to bits 4-2 of CR59. Consequently, these bits map to system address bits [31:26]. All other address bits (25-4) return 0 on read.

BIOS ROM Base Address

Read/Write

Address: 32H (high) 30H (low)

Power-On Default: 000C 0000H

15	14	13	12	11	10	9	8	7	8	13	X	3	2	1	0
R	R	R	R	R	R	R	R	R	1	R	R	R	R	R	ADE
31	30	29	28	27	26	25	24	23/	12	2	20	19	18	17	16
					E	BIOS R	OM BA	ASE AD	OBES	<i>3/</i>					

Bit 0 ADE - Address Decode Enable

0 = Accesses to the BIOS ROM address space defined in this register are disabled

1 = Accesses to the BIOS ROM address space refined in this register are enabled

Bits 15-1 Reserved

Bits 31-16 BIOS ROM BASE ADDRESS

These are the upper 16 bits of the BIOS ROM address.

Interrupt Line

Read/Write

Power-On Default: 00H

Qddrass: 30H

This register contains interrup line routing information written by the POST program during power-on initialization.



Bits 7-0 INTERRUPT LINE



Interrupt Pin

Read Only

Address: 3DH

Power-On Default: 01H

This register is hardwired to a value of 1 to specify that INTA is the interrupt pin used.

7	6	5	4	3	2	1	0
			INTERR	UPT PIN			

Bits 7-0 INTERRUPT PIN

Latency/Grant

Read Only

Address: 3EH

Power-On Default: TBD

												43		_					
15	14	13	12	11	10	9	8	L	1	Z	g		1	,	4	3	2	1	0
		MAX	KIMUN	1 LATE	NCY			Γ	/	V				V	NIMU	M GRA	NT		

Bits 7-0 MINIMUM GRANT

Value = Length of burst period required jh units of 250 ns (33 MHz clock)

Bits 15-8 MAXIMUM LATENCY

Value = Maximum Jalency of JCI access in units of 250 ns (33 MHz clock)



Appendix A: Listing of Raster Operations

ViRGE supports all 256 triadic raster operations (ROPs) for BitBLTs as defined by Microsoft for Windows. The coding for these is found on the following pages.

The HEX value in the first column is the ROP code. This value must be programmed into bits 7-0 of D2E8H at the time that a ROPBLT command is executed.

The effect of the ROP is shown in reverse Polish notation in the second column. This is interpreted as follows:

S = Source bitmap

P = Pattern

D = Destination bitmap

The source bitmap can be either the RU or the current screen, as specified by bit of the Command Set register. A CPU source can be either monochrome or color, as specified by bit 6 of the Command Set register. A screen source is always color.

The pattern may be either morochrome or color, as specified by bit 8 or the command Set register.

The destination bitman is always the screen. It is always color (as apposed to monochrome).

The boolean operators used as as follows:

o = bitwise QR

x = bity/se EXOLUSIVE Of

= bitwise AMD

h = bityrise NOT (inverse)

The example, NOP 16H is PSDPSanaxx. The pattern is first ANDed with the source IRSD RaSynaxx. The result is inverted and then ANDed with the destination [PS((Da(notPaS))xx. This result is EXCLUSIVE ORed with the source. In ally, the result of this is EXCLUSIVE ORed with the pattern.

Programming using ROPBLTs is explained in Enhanced Programming section.



HEX	In Reverse Polish	HEX	In Reverse Polish
00	0	2C	SPDSoax
01	DPSoon	2D	PSDnox
02	DPSona	2E	PSDPxox
03	PSon	2F	PSDnoan \
04	SDPona	30	PSna \\
05	DPon	31	SDPnaon
06	PDSxnon	32	SDPSook
07	PDSaon	33	Sn/Sn/
08	SDPnaa	34	SANOSanox \
09	PDSxon	35	SPOSxnox
0A	DPna	36	SOPOX V
0B	PSDnaon	37	SDRoan
0C	SPna	38	PSDPoax
0D	PDSnaon	39	SPDnox
0E	PDSonon	3A /	SPDSXox
0F	Pn	3B /	SPDnoan
10	PDSona	3¢/\	V 96x
11	DSon	/30/	SPDSonox
12	SDPxnon	315///	SPDSnaox
13	SDPaon	∕ %F (/	/ PSan
14	DPSxnon	\sim \star	PSDnaa
15	DPSaon	\\\ <u>\</u>	DPSxon
16	PSDPSanaxx \	12	SDxPDxa
17	SSPxDSxaxn	43/	SPDSanaxn
18	SPxPDxa /	*	SDna
19	SDPSanaxn // >	45	DPSnaon
1A	PDSPaox /	46	DSPDaox
1B	SDPSxaxn \	47	PSDPxaxn
1C	PSDPaox	48	SDPxa
1D	DSPDxaxn V	49	PDSPDaoxxn
1E	PDSox	4A	DPSDoax
<u>1F</u>	PDSoan	4B	PDSnox
20	DIPSINAA	4C	SDPana
21	SIPPon	4D	SSPxDSxoxn
22	S Spa	4E	PDSPxox
23	SPDNaon	4F	PDSnoan
24	SPXD6Xa	50 51	PDna
25	PDSPanaxn	51	DSPnaon
26	Sersaox	52 ·	DPSDaox
27	SDPSxnox	<u>53</u> 54	SPDSxaxn DPSonon
28	DPSxa	55	Dr Dr
29	PSDPSaoxxn	56	DPSox
2A	DPSana	57	DPSoan
2B	SSPxPDxaxn	3/	Drovaii



HEX	In Reverse Polish	HEX	in Reverse Polish
58	PDSPoax	84	SDPxna
59	DPSnox	85	PDSPnoaxn
5A	DPx	86	DSPDSoaxx /
5B	DPSDonox	87	PDSaxn
5C	DPSDxox	88	DSa \\
5D	DPSnoan	89	SDPSnaoxn
5E	DPSDnaox	8A	DSPnoa
5F	DPan	8B	DSPDxxxx
60	PDSxa	8C	90 Rnoa
61	DSPDSaoxxn	8D	SDPSkoxh
62	DSPDoax	8E	SSDxPDxax
63	SDPnox	8F	A PDS anan
64	SDPSoax	90 🕻	PBISXING
65	DSPnox	91	SDPGngaxn
66	DSx	92	QPSDPoaxx
67	SDPSonox	93	SPDaxn
68	DSPDSonoxxn	94	PSDPSoaxx
69	PDSxxn	/95//	DPSaxn
6A	DPSax	98///	DPSxx
6B	PSDPSoaxxn	R 7	PSDPSonoxx
6C	SDPax /		SDPSonoxn
6D	PDSPDoaxxn	\ \ \ 99\\ /	DSxn
6E	SDPSnoax	AP A	DPSnax
6F	PDSxnan	√ 9B/	SDPSoaxn
70	PDSana //	\\ 9 ¢	SPDnax
71	SSDxPDxaxn //	9 D	DSPDoaxn
72	SDPSxox /	√ 9E	DSPDSaoxx
73	SDPnoan ()	9F	PDSxan
74	DSPDxox	A 0	DPa
75	DSPnoar	_A1	PDSPnaoxn
76	SDPSnaox	_A2	DPSnoa
77	DSan	A3	DPSDxoxn
78	PUS@X	A4	PDSPonoxn
79	D\$PDSoaxkn	A5	PDxn
7A	BREDROAX	A6	DSPnax
7B	Spran	A7	PDSPoaxn
7C	SPPSnoax	A8	DPSoa
7D	DP\$xnan	A9	DPSoxn
7E	SPKD\$xo	AA	D
7F	DP9aan	AB	DPSono
80	DPSaa	AC	SPDSxax
81	SPxDSxon	AD	DPSDaoxn
82	DPSxna	AE	DSPnao
83	SPDSnoaxn	AF	DPno
		500000000000000000000000000000000000000	



HEX	In Reverse Polish
B0	PDSnoa
B1	PDSPxoxn
B2	SSPxDSxox
B3	SDPanan
B4	PSDnax
B5	DPSDoaxn
B6	DPSDPaoxx
B7	SDPxan
B8	PSDPxax
B9	DSPDaoxn
BA	DPSnao
BB	DSno
ВС	SPDSanax
BD	SDxPDxan
BE	DPSxo
BF	DPSano
C0	PSa
C1	SPDSnaoxn
C2	SPDSonoxn
C3	PSxn
C4	SPDnoa
C5	SPDSxoxn
C6	SDPnax
C7	PSDPoaxn
C8	SDPoa // \
C9	SPDoxn //
CA	DPSDxax
_CB	SPDSaoxn \
CC	S
CD	SDPono
CE	SDPnao
CF	SPpo
D0	PS/Dr/Ga
D1 .	P\$DRxoxn\
D2	POGnax
D3	SI D Spaxn
D4	SSPXPDxax
D5	DP\$arian
	ROP Saoxx
D7	DP9xan
D8	PDSPxax
D9	SDPSaoxn
	DPSDanax
DA	
DA DB	SPxDSxan


HEX	In Reverse Polish
DC	SPDnao
DD	SDno
DE	SDPxo
DF	SDPano
E0	PDSoa \
E1	PDSoxm
E2	DSPDxax
E3	PSDPaoxi V
E4	SORSxax
- E5	PDSPaoxi
E6	SINPSanax
E7	∕ GPXRDxan
E8 〈	SSPXDSxax
E9 \	DSPOSanaxxn
EA /	QPSao QPSao
EB/	DP)Sxno
<u></u> zc/\\\	S DPao
/ED/ /	SDPxno
	DSo
TF /	SDPnoo
FA	P
F1_	PDSono
f 2	PDSnao
VF3 /	PSno
54	PSDnao
VF5	PDno
F6	PDSxo
F7	PDSano
F8	PDSao
F9	PDSxno
FA	DPo
FB ·	DPSnoo
FC	PSo
FD	PSDnoo
FE	DPSoo
FF	1
FF	



Appendix B: Register Reference

This Appendix contains tables listing all the registers in each of categories corresponding to Sections 16-26 of this data book.

- VGA
- S3 VGA
- System Control
- System Extension
- S3D
- Streams Processor
- Memory Port
- DMA
- LPB
- Miscellaneous
- PCI Configuration Space







B.1 VGA REGISTERS

? = B for monochrome, D for color.

Table	R-1.	VGA	Registers
(abie	D-1.	100	HEMISTERS

Add ress	Index Bit(s)		Register Name Bit Description	Descripti Page
Gene	ral or Exte	ernal Re	gisters \ \ \ \ \ \ \ \	. У
3C2			Miscellaneous Output	16-1
	0	W	Color emulation. Address based at 3Dx	
	1	W	Enable CPU access of video memory)
	3-2	W	Video DCLK select. Enable DCLK PLL toading	
	4	W	Reserved	
	5	W	Select the high 64K page of memory	
	6	W	Make HSYNC an active low signal	
	7	W	Make VSYNC an active low signal	
3CC			Miscellaneous Output	16-1
	0	R	Color emulation. Address leased at 30x	
	1	R	Enable CPU access of video memory	
	3-2	R	Video DCLK selegt. Enable DCLK PLL loading	
	4	R	Reserved	
	5	R	Select the high 64% page of memory	
	6	R	Make HSYNC an active low signal	
	7	R	Make VSYIVC an active low signal	
37A			Feature Control	16-2
	2-0	W	Reserved	}
	3	W	SYNC is QRed with the internal display enable signal	
	7-4	W	Reserved	
3CA			Feature Coutro	16-2
	2-0	R_	Reserved	
	3	K	VS NC is ORed with the internal display enable signal	
	7-4	R	reserved	
3C2		TT	Input Status 0	16-3
	3-0	18 1	Fjeserved	
	4	V _B	The internal SENSE signal is a logical 1	
	6-5	(4)	Reserved	
	1	RI	Vertical retrace interrupt to the CPU is pending	



Table B-1. VGA Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
37A			Input Status 1	16-3
	0	R	The display in not in active display mode	
	11	R	Reserved	\ \
	2	R	Reserved = 1	
	3	R	Vertical retrace period is active	\sim
	5-4	R	Feedback of two color outputs for test purposes	
	7-6	R	Reserved	
3C3			Video Subsystem Enable	16-4
	0		Enable VGA display	
	7-1	R/W	Reserved	
Sequ	encer Re	gisters	\sim	
3C4			Sequencer Index	16-5
	4-0	R/W	Index to the sequencer register to be accessed	
	7-5	R/W	Reserved	
3C5			Sequencer Data	16-5
	7-0	R/W	Data to or from the sequencer register accessed	
3C5	00		Reset (SR0)	16-6
	0	R/W	Asynchronous reset (not functional for ViRGE	
	1	R/W	Synchronous esst (not functional for ViRGE)	
	7-2	R/W	Reserved	
3C5	01		Clocking Mode (SR1)	16-6
	0	R/W	Character clocks are 8 dots wide	
	1	R/W	Reserved	
	2	R/W	Load the video serializers every second character clock	
	3	R/W	The internal character clock is 1/2 the DCLK frequency	
	4	R/W	Load the video serializers every fourth character clock	
	5	RAW	Screen is turned off	,
3C5	02		En ble Write Plane (SR2)	16-7
	3-0	R/W	Enables a CPU write to the corresponding color plane	
	7-4	B/W	Reserved	
3C5	03/	X	Character Font Select (SR3)	16-8
	4, 1/0	R/V/	Select Font B	
	5,32	R//V	Select Font A	
	7-6	RAN	Reserved	
3C5	04		Memory Mode Control (SR4)	16-9
	0	R/W	Reserved	
	1	R/W	Memory access to 256K allowed (required for VGA)	
	2	R/W	Sequential addressing for CPU video memory accesses	



Table B-1. VGA Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
	3	R/W	Modulo 4 addressing for CPU video memory accesses	
	7-4	R/W	Reserved	
3C5	08		Unlock Extended Sequencer (SR8)	16-10
	7-0	R/W	Load xxxx0110b to unlock SR9-SR1C	
3 C 5	09	R/W	Extended Sequencer 9 (SR9)	26-10
	6-0	R/W	Reserved	1
	7	R/W	Memory-mapped I/O only (no PIO)	
3C5	0A		Extended Sequencer A (SRA)	16-10
	4-0	R/W	Reserved	
	5	R/W	PD[63:0] not tri-stated	
	6	R/W	Pin 50 is RAS1	
	7	R/W	2 MCLK memory writes	
3C5	0B		Extended Sequencer B (SRB)	16-11
	0	R/W	Use VCLKI for internal dot clock functions (test only)	
	1	R/W	Pixel data from VAFC latched by VQLIX	
	3-2	R/W	Reserved	
	7-4	R/W	Specify color mode for feature connector input	
3C5	0D		Extended Sequencer D (SRD)	16-12
	0	R/W	Enable feature connector operation	
	1	R/W	Select LPB resture connector	
	3-2	R/W	Reserve	
	5-4	R/W	HSYNC control for Green PC requirements	
	7-6	R/W	VSYNC control for Green PC requirements	
3C5	10		MCLK Value Lew (SR10)	16-13
	4-0	R/W	MCLK N-divider value	
	6-5	R/W	MCLK in value	
	7	R/W	Reserved	·
3C5	11		MSLK Value High (SR11)	16-13
	6-0	R/W	MCK M-divider value	
	7	_R/W	Reserved	
3C5	12/		BCLK Value Low (SR12)	16-14
	4-0	P(V/	CLK N-divider value	
	6-5	R∕V	DCLK R value	
	7	RAN	Reserved	
3C5	13		DCLK Value High (SR13)	16-14
	6-0	R/W	DCLK M-divider value	
	7	R/W	Reserved	



Table B-1. VGA Registers (continued)

ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
3C5	14		CLKSYN Control 1 (SR14)	16-15
	0	R/W	DCLK PLL powered down (test only)	
Ī	1	R/W	MCLK PLL powered down (test only)	
	3	R/W	Test MCLK (test only)	
	4	R/W	Test MCLK (test only) Clear clock synthesizer counters (test only)	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
	5	R/W	Pin 146 tri-stated	
	6	R/W	MCLK is input on pin 146 (test only)	
	7	R/W	DCLK is input on pin 156 (test only)	i
3C5	15		CLKSYN Control 2 (SR15)	16-16
	0	R/W	Load new MCLK frequency	
	1	R/W	Load new DCLK frequency	
	2	R/W	MCLK output on pin 147 (test (nly)	
	3	R/W_	VCLK direction determined by EXCLK	
	4	R/W_	Divide DCLK by 2	
	5	R/W	Load MCLK and DCLK LL values impediately	
	6.	R/W	Invert DCLK	
	7	R/W	Enable 2 MCLK memory whites	
3C5	16	-	CLKSYN Test High (\$7816)	16-17
	7-0	R/W	Reserved	
3C5	17		CLKSYN Teet Nigh SR1x	16-18
	7-0	R/W	Reserve	
3C5	18		RAMDAC/QLKSYN Control (SR18)	16-18
	0	R/W	RAM AC test counter enabled (test only)	
	1	R/W	Reset RAMDAC test counter	
	2	R/W	Place red veta on internal data bus (test only)	
	3	R/W	Place green data on internal data bus (test only)	
	4	R/W	Place slue data on internal data bus (test only)	
	5	R//V	Newer-down RAMDAC	
	6_	R/W	Select 2 cycle LUT write	
	7	_R/W	RAMDAC clock doubled mode enabled	
3C5	1C/	X	Extended Sequencer 1C (SR1C)	16-19
	1-6	HAVA	Select functions for pins 151 and 190	
	1	R/W	Reserved	



Table B-1. VGA Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
	ontrolle			\
374		_	CRT Controller Index	16-20
	7-0	R/W	Index to the CRTC register to be accessed	
375			CRT Controller Data	16/20
	7-0	R/W	Data to or from the CRTC register accessed	
375	00		Horizontal Total (CR0)	16-21
	7-0	R/W	Number of characters in a line -5	
375	01		Horizontal Display End (CR1)	16-21
	7-0	R/W	One less than the total number of dispreyed characters	
375	02		Start Horizontal Blank (CR2)	16-22
·	7-0	R/W	Character count where horizontal blanking starts	
375	03		End Horizontal Blank (CR3)	16-22
	4-0	R/W	End position of horizontal blanking	
··	6-5	R/W	Display enable skew in character clocks	
	7	R/W	Reserved (/ /)	
375	04		Start Horizontal Sync Position (PR4)	16-23
:	7-0	R/W	Character count where HSYNC gres active	
375	05		End Horizontal Sync Position (\$R5)	16-23
	4-0	R/W	Position where HSYNC goes in active	
	6-5	R/W	Horizontal refrace and dalay in character clocks	
	7	R/W	End horizontal banking bit 5	
375	06		Vertical/Total (CR)	16-24
	7-0	R/W	Number of lines - 2	
375	07		CRTG Overflow (CR7)	16-24
	0	R/W	Vertical total bits	
	1 '	R/W	Vertical displayend bit 8	
· · · · · · · · · · · · · · · · · · ·	2	R/W	Vertical retrace start bit 8	
	3	R/W	Sert Vertical blank bit 8	
	4 .	R/W	Line compare bit 8	
	5	R/W	Vertical total bit 9	
 ;	6	R/X	Vertical display end bit 9	
	7 (F/vy/	Vertical retrace start bit 9	
375	08/		Preset Row Scan (CR8)	16-25
	4-0	RAN	Line where first character row begins	
	6-5	RAW	Number of bytes to pan horizontally	
	7	R/W_	Reserved	



Table B-1. VGA Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
375	09		Maximum Scan Line (CR9)	16-25
	4-0	R/W	Character height in scan lines -1	
	5	R/W	Start vertical blank bit 9	
	6	R/W	Line compare bit 9	
	7	R/W	Line compare bit 9 Double scanning (repeat each line) enabled	~>
375	0A		Cursor Start Scan Line (CRA)	16-26
	4-0	R/W	Cursor starting line within the character cell	
	5	R/W	Turns off the cursor	
	7-6	R/W	Reserved	
375	0B		Cursor End Scan Line (CRB	16-26
	4-0	R/W	Cursor ending line within the character sell	
	6-5	R/W	Cursor skew to right in characters	
	7	R/W	Reserved	
375	ОС		Start Address High (CRC)	16-27
	7-0	R/W	Bits 15-8 of the display start address	
375	OD		Start Address Low (CRD)	16-27
	7-0	R/W	Bits 7-0 of the display start andrews	
375	OE		Cursor Location Address Right & Hardware Cursor Foreground Colorin Enhanced Mode) (CRE)	16-27
	7-0	R/W	Bits 15-8 of the corsor location start address	
375	OF		Cursor Location Address Lov (& Hardware Cursor Background Colon in Enhanced Mode) (CRF)	16-27
	7-0	R/W	Bits 70 of the cursor location start address	
375	10		Vertical Retrace Start (CR10	16-28
	7-0	R/W	Vertical revace start in scan lines	
375	11		Vertical Betrace End (CR11)	16-28
	3-0	R/W	Vertical retrace end in scan lines	
	4	R/Vy	Slear the vertical retrace interrupt flip-flop	
	5	R/V	Disable vertical interrupts	
	6	R/W	Five AMM refresh cycles per horizontal line	_
	7	FRA	look writes to CR0-CR7	
375	12/	\sim	Vertical Display End (CR12)	16-29
	7-0	R/W	Number of scan lines of active video	
375	13		Offset (CR13)	16-29
	7-0	RW	Memory start address jump from one scan line to the next	



Table B-1. VGA Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
375	14		Underline Location (CR14)	16-30
	4-0	R/W	Horizontal scan line where underline occurs	
	5	R/W	Memory address counter increment is 4 character clocks	
	6	R/W	Memory accessed as doublewords	
	7	R/W	Reserved \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	\ <u>`</u>
375	15		Start Vertical Blank (CR15)	16-30
	7-0	R/W	Horizontal scan line where vertical blanking starts	
375	16		End Vertical Blank (CR16	16-31
	7-0	R/W	Horizontal scan line where vertical blapking ends	
375	17		CRTC Mode Control (CR17)	16-31
	0	R/W	Enable bank 2 mode for CGA emulation	
	1	R/W	Enable bank 4 mode for CGA equilation	
	2	R/W	Use horizontal retrace clock divided by	
	3	R/W	Enable count by 2 mode	
	4	R/W	Reserved	
	5	R/W	Enable CGA mode address wrap	
	6	R/W	Use byte address mode	
	7	R/W	Horizontal and vertical retrace signals enabled	
375	18		Line Compare (CR(8)	16-33
	7-0	R/W	Line at which mentary address counter cleared to 0	
375	22		CPU Latch Data CR23	16-33
	7-0	R	Value in the CPU atch to the graphics controller	
375	24,26		Attribute Controller Fleg/Index	16-34
	5-0	R	Value of the attribute controller index data at 3C0H	
	6	R	Reserved	
	7	R_	State of inversed internal address flip-flop	
Grap	hics Con	troller B	egisters	
3CE			Graphics Controller Index	16-35
	3-0	R/W	Index to the graphics controller register to be accessed	
	7-4	_R/W \	Reserved	
3CF		$/\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$	Graphics Controller Data	16-35
	7-0	R///	Data to or from the graphics controller register accessed	
3CF	od \		Set/Reset (GR0)	16-36
	3-0	RAV	Color value for CPU memory writes	
	7-4	RAW	Reserved	
3CF	01		Enable Set/Reset (GR1)	16-36
	3-0	R/W	Enable planes for writing GR0 data	
	7-4	R/W	Reserved	



Table B-1. VGA Registers (continued)

Add ress	index Bit(s)	R/W	Register Name Bit Description	Description Page
3CF	02		Color Compare (GR2)	16-37
	3-0	R/W	Reference color for color compare operations	
	7-4	R/W	Reserved	\ \ /
3CF	03		Raster Operation/Rotate Counter (GR3)	16-87
	2-0	R/W	Number of right rotate positions for a CPU memory write	<u> </u>
	4-3	R/W	Select raster operation (logical function)	
	7-5	R/W	Reserved	
3CF	04		Read Plane Select (GR4)	16-38
	1-0	R/W	Select planes for reading	
	7-2	R/W	Reserved	
3CF	05		Graphics Controller Mode (GR5)	16-39
	1-0	R/W	Select write mode	
	2	R/W	Reserved	
	3	R/W	Enable read compare operation	
	4	R/W	Select odd/even addresting	
	5	R/W	Select odd/even shift mode	
	6	R/W	Select 256 color shift mode	
	7	R/W	Reserved	
3CF	06		Memory Map Made Centro (GR6)	16-40
	0	R/W	Select graphics made memory addressing	
	1	R/W	Chain odd/eyen planas	
	3-2	R/W	Select/me/nory mapping	
	7-4	R/W	Reserved	
3CF	07		Color Don't Care (GR7)	16-41
	3-0	R/W	Select color plane used for color comparison	
	7-4	R/W	Reserved	
3CF	08		- Bit Mask LGR8	16-41
	7-0	R//V	ch at is a mask for the corresponding memory plane bit	
Attrib	ute Regi	sters (
3C0		_ / /	Attribute Controller Index	16-42
	4-0	R/X	Index to the attribute controller register to be accessed	
	5	7	Enable video display	
	7-6	R/V	Reserved ·	
3C1/0.			Attribute Controller Data	16-43
	7-0	RM	Data to or from the attribute controller register accessed	
3C1/0	00-OF		Palette Register (AR0-ARF)	16-43
	5-0	R/W	Color value	
	7-6	R/W	Reserved	



Table B-1. VGA Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
3C1/0	10		Attribute Mode Control (AR10	16-44
	0	R/W	Select graphics mode	
	1	R/W	Select monochrome display	
	2	R/W	Enable line graphics characters	
	3	R/W	Enable line graphics characters Enable blinking	\sim
	4	R/W	Reserved	
	5	R/W	Enable top panning	
	6	R/W	Select 256 color mode	
	7	R/W	Bits 5-4 of video output come from APA 1-0	
3C1/0	11		Border Color (AR11)	16-45
	7-0	R/W	Border color value	
3C1/0	12		Color Plane Enable (AR12)	16-45
	3-0	R/W	Display plane enable	
	5-4	R/W	Select inputs to bits 5-4 of 3? AH	
	7-6	R/W	Reserved	
3C1/0	13		Horizontal Pixel Panning (AR13)	16-46
	3-0	R/W	Number of pixels to shift the display to the left	
	7-4	R/W	Reserved	
3C1/0	14		Pixel Padding (AR)(4)	16-47
	1-0	R/W	Bits 5-4 of the video output if AR10_7 = 1	
	3-2	R/W	Bits 7-6 of the video autput	
	7-4	R/W	Reserved	
RAMD	AC Regi	sters		
3C6			DACMask	16-48
	7-0	R/W	Rixel lead hask	
3C7			DAC Read Index	16-48
	7-0	W	Index to palette register to be read	·
3C7			DAC Status	16-49
	1-0	A (Shows whether previous DAC cycle was a read or write	
	7-2	A	Reserved	
3C8	/	$/\!\!\!\!/$	BAC/Write Index	16-49
	7-4.	P///	ndex to palette register to be written or General Input Port read data	
3C9			DAC Data	16-50
	7-0	RAW	Data from register pointed to by DAC Read or Write Index	



B.2 S3 VGA REGISTERS

ViRGE has additional registers described in Table B-2 that are located in CRT Controller address space at locations not used by IBM. All of these registers are read/write protected at power-up by hardware reset. In order to read/write these registers, the Register Lock 1 register (CR38) must be loaded with a binary unlock key pattern (see the register description). The registers will remain unlocked until the key pattern is reset. ? = B for monochrome, D for color.

Table B-2. S3 VGA Registers

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
375	2D		Device ID High (CR2D)	17-1
	7-0	R	High byte of device ID (56H)	
375	2E		Device ID Low (CR2E)	17-1
	7-0	R	Low byte of device ID (31H)	
375	2F		Revision (CR2F)	17-2
	7-0_	R	Revision level (initially 80H/subject to change)	
375	30		Chip ID/Rev (CR30)	17-2
	3-0	R	Chip Identification - EH	
	7-4	R	Chip revision status (etcoping) See CR2F	
375	31		Memory Configuration (CR\$1)	17-2
	0	R/W	Enable base address offset (CR6/C6-0)	
	1	R/W	Reserved	
	2	R/W	Enable VOA 6-Bit Melnory Bus Width	
	3	R/W	Use Enhanced mode mentory mapping	
	5-4	R/W	Old display start address bits 17-16 (see CR69_3-0)	
	6	R/W	Epable high speed text display font fetch mode	
	7	R/W	Reserved	
375	32		Backward Compatibility 1 (CR32)	17-3
	3-0	R/W	Reserved	
	4	R/V/	Enable interrupt generation	
	5	R/W_	Reserved	
	6	F/∧(Use standard VGA memory wrapping at 256K boundary	
	7	_RW\	Reserved	
375	33/	\mathcal{X}	Bagkward Compatibility 2 (CR33)	17-4
	4 (RAM	Reserved	
	1	R/W	Disable write protection provided by CR11_7 on CR7_1,6	
	2	BW/	Reserved	
	3	RAW	VCLK is internal DCLK	
	4	R/W	Disable writes to RAMDAC registers (3C6H-3C9H)	
	5	R/W	BLANK signal active during entire non-active video period	
	6	R/W	Disable writes to Palette/Overscan registers (AR0-ARF)	
	7	R/W	Reserved	



Table B-2. S3 VGA Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
375	34		Backward Compatibility 3 (CR34)	17-5
	0	R/W	PCI DAC snoop method select	
	1	R/W	Disable PCI master abort handling during DAC snoop	
	2	R/W	Disable PCI retry handling during DAC snoop	
	3	R/W	Reserved	~>
	4	R/W	Enable Display Start FIFO Fetch register (CR38)	
	7-5	R/W	Reserved	
375	35		CRT Register Lock (CR35)	17-6
	3-0	R/W	Old CPU base address (see CR6A_6-0)	
	4	R/W	Lock Vertical Timing registers	
	5	R/W	Lock Horizontal Timing registers	
	7-6	R/W	Reserved	
375	36		Configuration 1 (CR36)	17-7
	1-0	R	Select system bus (PCI or VL-Busy)	
	3-2	R/W	Select memory page mode (ast page EDD, 1-cycle EDO)	
	4	R/W	Enable BIOS ROM accesses (VI/Bus)	
	7-5	R/W	Define display memory size	
375	37		Configuration 2 (CR37)	17-7
	0	R/W	Enable ViRGE operation (VI-Bus)	
	1	R/W	Reserved	
	2	R/W	Select 32K of 64K BNOS ROM size (VL-Bus)	
	3	R/W	Use interpal MCDX DCX	
	4	R/W	Define RAMDAC write snooping (VL-Bus)	
	7-5	R/W	Reserved for BIOS use	
3?5	38		Register Lock 1 (CR38)	17-9
	7-0	R/W	Unlock S3 VOW registers (CR30-CR3C)	
375	39		Register Lock/2 (CR39)	17-9
	7-0	R/V	wolock System Control, System Extension and Strapping	
			registers (CR40-CR4F, CR50-CR6D)	
375	3 A		Miscellaneous 1 (CR3A)	17-10
	1-0	RM	Select alternate refresh count per horizontal line	
	2		Enable alternate refresh count (CR3A_1-0)	
	3 \	R/M/	Enable simultaneous VGA text and Enhanced modes	
	4	RAV	Enable 8-, 16- or 24/32-bit color Enhanced modes	
	5	RM	Enable high speed text font writing	
	6	R/W	Reserved	
	7	R/W	Disable PCI bus read burst cycles	



Table B-2. S3 VGA Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description		\ 	D	escr Pa	•	on
375	3B		Start Display FIFO Fetch (CR3B)	~			17-	11	
	7-0	R/W	Specify start of display FIFO fetches for screen refreshin	ıg			abla	$\overline{/}$	\sum
375	3C		Interlace Retrace Start (CR3C)	$\overline{}$		1	17.	11/	
	7-0	R/W	Specify interlaced mode retrace start position	_	1		\sum		

B.3 SYSTEM CONTROL REGISTERS

System Control registers are configuration registers, mode control egisters, and hardware graphics cursor control registers. They are positioned in the same indexed register space as VGA S3 registers. All of these registers are read/write protected at power-up by hardware reset. In order to read/write these registers, the Register Lock 2 register (CR39) must be loaded with a binary unlock key pattern (see the register description). The registers will remain unlocked to til the key pattern is reset. ? = B for monochrome, D for color.

The following table summarizes the System Control registers

Table B-3. System Control Registers

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
375	40		System Configuration (CR49)	18-1
	0	R/W	Enable Enhanced mode register access	
	3-1	R/W	Reserved	
	4	R/W	Ready Wait State) Control (VL-Bus)	
	5_	R/W	Reserved 1	
	7-6	R/W	Research	
375	41		BIQS Flag (CR41)	18-2
	7-0	RAM	Sea by the video BIOS	
375	42		Made Control (CR42)	18-2
	4-0	H/V	Reserved	
	5	RW	Select Interlaced mode	
	6/	- F//A	Reserved	



Table B-3. System Control Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
375	43	.,, .,	Extended Mode (CR43)	18-3
	1-0	R/W	Reserved	
	2	R/W	Old logical screen width bit 8	
	6-3	R/W	Reserved	
	7	R/W	Enable horizontal counter double mode	
375	45		Hardware Graphics Cursor Mode (CR45)	18-3
	0	R/W	Enable hardware graphics cursor	
	3-1	R/W	Reserved	
	4	R/W	Set up space at right of bit map for hardware cursor	
	7-5	R/W	Reserved	
375	46-47		Hardware Graphics Cursor Origin X (CR46-CR47)	18-4
	10-0	R/W	X-coordinate of the hardware cursor left side	
	15-11	R/W	Reserved	
375	48-49		Hardware Graphics Curso Origin (CR48-CR49)	18-4
	10-0	R/W	Y-coordinate of the hardware tursor upper line	
	15-11	R/W	Reserved	
375	4A		Hardware Graphics Cursor Pareground Stack (CR4A)	18-4
	7-0	R/W	Hardware cursor fore round color (3 registers)	
375	4B		Hardware Graphics Corsor Background Stack (CR4B)	18-5
	7-0	R/W	Hardware curso background color (3 registers)	
375	4C-4D		Hardware Graphics Cursor Start Address (CR4C-CR4D)	18-5
	12-0	R/W	Hardware carsor stant address	
	15-13	R/W	Reserved	
375	4E		Hardward Graphics Cursor Pattern Display Start X-Pixel Resition (0.44E)	18-5
	5-0	R/W	Hardware cursor display start x-coordinate	
	7-6	R/W	Reserved	
375	4F		Hardware Graphics Cursor Pattern Display Start Y-Pixel Position (CR4F)	18-6
	5-0	R/W	Hardware cursor display start y-coordinate	
	7-6	RN	Beserved	

PRELIMINARY



B.4 SYSTEM EXTENSION REGISTERS

These registers provide extended system and memory control, external sync control and addressing window control. They are enabled in the same way as the System Control registers the Register Lock 2 register (CR39). ? = B for monochrome, D for color.

Table B-4. System Extension Registers

Add dress	Index Bit(s)	R/W	Register Name Bit Description	Description age
375	51		Extended System Cont 2 (CR51)	19-1
	1-0	R/W	Old display start address bits 19-18	
	3-2	R/W	Old CPU base address bits 19-18	
	5-4	R/W	Logical screen width bits 9-8	
	7-6	R/W	Reserved	
375	52		Extended BIOS Flag 1 (CR52)	19-2
	7-0	R/W	Used by the video BIOS	
375	53	1	Extended Memory Cont 1 (CR)3	19-2
	0	R/W	Reserved	
	2-1	R/W	Big endian data byte swap for linear agreesing	
	4-3	R/W	MMIO type enable and select	
	5	R/W	MMIO window at 88000H	
	6	R/W	Enable nibble swap	
	7	R/W	Reserved	
375_	54		Extended Me cory Cont 2 (CR54)	19-3
	1-0	R/W	Big endian data awap (not linear addressing or image write)	
	7-2	R/W	Reserved / / >	
375	55		Extended DAO Control (CR55)	19-3
	1-0	R/W	Reserved	
	2	R/W	Enable General Input Port read (VL-Bus)	
	3	R/W	Reserved	
	4	R/W	anable X-1 windows hardware cursor mode	
	6-5	B/W	Reserved	
	7	FI/M	CUX output pin is tri-stated	
375	56	$\prec \prime$	External Sync Cont 1 (CR56)	19-4
	0/	PA/V	Reserved	
	1 (R/M	HSYNC output buffer tri-stated	
	2 \	R/W	VSYNC output buffer tri-stated	
	7-3	RW	Reserved	
375	58		Linear Address Window Control (CR58)	19-5
	1-0	R/W	Linear addressing window size	
	2	R/W	Reserved	
	3	R/W	Address latch timing control (VL-Bus)	
	4	R/W	Enable linear addressing	



Table B-4. System Extension Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
375	58		Linear Address Window Control (CR58) (continued)	19-5
	6-5	R/W	Reserved	
	7	R/W	RAS precharge time increased	
375	59-5A		Linear Address Window Position (CR59-5A)	19/6
	15-0	R/W	Linear addressing window position bits 31-16	
375	5C		General Out Port (CR5C)	19-7
	7-0	R/W	General Output Port	
375	5D		Extended Horizontal Overflow (CR5D)	19-7
	0	R/W	Horizontal total bit 8 (CR0)	
	11	R/W	Horizontal display end bit 8 (CR1)	
	2	R/W	Start horizontal blank bit 8 (CR2)	
	3	R/W	End horizontal blank bit 7 (CR3, QR5)	
	4	R/W	Start horizontal sync position bit 870 R4	
	5	R/W	End horizontal sync position bit of (CAS)	
	6	R/W	Start FIFO Fetch bit 8 (CRGB)	
	- 7	R/W	Reserved	
375	5E	į	Extended Vertical Overflow CRSE)	19-8
	0	R/W	Vertical total bit 10 (CR6)	
	1	R/W	Vertical display enobit 10 (CR12)	
	2	R/W	Start vertical black bit 10 CP15	
	3	R/W	Reserved	
	4	R/W	Vertical etrace star bit 10 (CR10)	
	5	R/W	Reserved	
	6	R/W	Line compare position bit 10 (CR18)	
	7	R/W	Reserved	
375	61		Extended Memory Control 4 (CR61)	19-8
	4-0	R/W	Reserved	
ļ	6-5	R//V	Big enden data byte swap (image writes)	
	7	R/W	Aese ted	
375	65	-1	Extended Miscellaneous Control (CR65)	19-9
	2-0/	RAN	Reserved	
	4-1	H/V/	Delay BLANK by DCLK	
	7-5	RM	Reserved '	
375	66	\vee	Extended Miscellaneous Control 1 (CR66)	19-9
	0	RAW	Enable all accelerated modes	
	1	R/W	Software reset of S3D Engine	
	2	R/W	Reserved	
	3	R/W	Enable PCI disconnects under certain FIFO conditions	
	5-4	R/W	Reserved	



Table B-4. System Extension Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
375	66		Extended Miscellaneous Control 1 (CR66) (continued)	19-9
	6	R/W	PA[15:0] are tri-stated off	(XX)
	7	R/W	Enable PCI bus disconnect during burst cycles	
375	67		Extended Miscellaneous Control 2 (CR67)	19/11
	0	R/W	Extended Miscellaneous Control 2 (CR67) VCLK is in phase with DCLK	
	1	R/W	Reserved	
	3-2	R/W	Select Streams Processor mode	
	7-4	R/W	Select RAMDAC color mode	
375	68		Configuration 3 (CR68)	19-12
	0	R/W	CAS, OE trailing edge MSB	
	1	R/W	CAS, OE leading edge MSB	
	2	R/W	RAS low timing select	
	3	R/W	RAS precharge timing select	
	6-4	R/W	Reserved	
	7	R/W	Memory bus size select	
375	69		Extended System Coptrol 8 (CR99)	19-13
	4-0	R/W	Display start address bits 19-1	
	7-5	R/W	Reserved	
375	6A		Extended System Control 4 (CR6A)	19-13
	5-0	R/W	CPU base address bit 1914	
	7-6	R/W	Reserved	
375	6B		Extended BIOS Flag 3 (CA6B)	19-14
	7-0	R/W	Used by the video BIOS	
375	6C		Extended BIOS Flag 4 (CR6C)	19-14
	7-0	R/W	Used by the video BIOS	
375	6D		Extended BIOO Flag 5 (CR6D)	19-14
	7-0	R/W	Deed by the video BIOS	
375	6E		Exhanded BIOS Flag 6 (CR6E)	19-15
	7-0	R/W	Osed by the video BIOS	
375	6F		Configuration 4 (CRF)	19-15
	0	R/X	Select LPB vs Trio64-compatible mode	
	1	R/V/	Select I/O address for MMFF20	
	2	R/M	Disable effect of bit 1 of this register	
	3	RAN	WE trailing edge delay MSB	
	4	RAW	WE leading edge delay MSB	
	7-5	R/W	Reserved	



B.5 S3D REGISTERS

This section lists the registers which support the S3D Engine functions. All of these registers are enabled only if bit 0 of the System Configuration register (CR40) is set to 1.

Table B-5. Color Pattern Registers

Add ress	Index Bit(s)	R/W	Register Nam Bit Descriptio			\triangle	7	D	Description age
			Color Pattern Registers			\mathbb{X}	7	\	20-3
A100	31-0	R/W	First pattern register					$\langle I \rangle$	
A104	31-0	R/W	Second pattern register			<u></u>	\mathcal{I}	y	
					eg			-	
				77		\angle	7		
			_		abla	_/			
A1BC	31-0	R/W	Last pattern register	4		-			

Table B-6. S3D 2D Registers

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
AxD4			Source Base Address	20-4
	2-0	R/W	Reserved = 0	
•	21-3	R/W	Source base address	
	31-22	R/W	Reserved	
AxD8			Destination Base Address	20-4
	2-0	R/W	Reserved 4 0	
	21-3	R/W	Destination base address	
	31-22	R/W	Reserved	
AxDC			Leit/Right Clipping	20-5
	10-0	R/W	Left Lipping limit	
	15-11	R∕W	Reserved	
	26-16	R/M	Right clipping limit	
	31-27/	R/W	heser/ed	
AxE0		\sim	Top/Bottom Clipping	20-6
	10-0	\R/W\	Bottom clipping limit	
	15-11	AW	Reserved	
	26-16	RW	Top clipping limit	
	31-27	R/W	Reserved	



Table B-6. S3D 2D Registers (continued)

Add ress	index Bit(s)	R/W	Register Name Bit Description	Description Page
AxE4			Destination/Source Stride	20-6
	11-0	R/W	Source stride	
	15-12	R/W	Reserved	
	27-16	R/W	Destination stride Reserved	
	31-28	R/W	Reserved	\sim
AxE8			Mono Pattern 0	20-7
	31-0	R/W	Mono pattern 0	
AxEC			Mono Pattern 1	20-7
	31-0	R/W	Mono pattern 1	
AxF0			Mono Pattern Background Color	20-8
	7-0	R/W	Data 1	
	15-8	R/W	Data 2	
	23-16	R/W	Data 3	
	31-24	R/W	Reserved	
AxF4			Mono Pattern Foreground Color	20-9
	7-0	R/W	Data 1	
	15-8	R/W	Data 2	
	23-16	R/W	Data 3	
	31-24	R/W	Reserved	
A4F8			Source Background Color	20-10
	7-0	R/W	Data 1	
	15-8	R/W	Data 2	
	23-16	R/W	Data 3	
	31-24	R/W	Reserved	
A4FC			Source Koroground Color	20-11
	7-0	R/W	Qata 1	
	15-8	R/W	Date 2	
	23-16	R/W	Data 3	
	31-24	R/V	Reserved	
Ax00		1	Command Set	20-12
	0 /	R/V)	Enable autoexecute	
	_1 (R/W/	Epable hardware clipping	
	4-2	R/M	Destination color format	
	5_\	RACE	Update screen with new pixel	
	66	RM/	Mono source	
	7	R/W	Image source data from CPU	
	88	R/W	Mono pattern	
	9	R/W	Transparent transfers	
	11-10	R/W	Image transfer alignment	



Table B-6. S3D 2D Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
Ax00	2.1(0)	- 17,00	Command Set (continued)	20-12
	13-12	R/W	First doubleword offset for image transfers	
	16-14	R/W	Reserved	
	24-17	R/W		
	25	R/W	Select one of 256 ROPs X positive BitBLT	7
	26	R/W	Y positive BitBLT	
	30-27	R/W	2D command	
	31	R/W	Select 2D or 3D command	
A504			Rectangle Width/Height	20-15
	10-0	R/W	Rectangle height	
	15-11	R/W	Reserved	
	26-16	R/W	Rectangle width	
	31-27	R/W	Reserved	
A508			Rectangle Source XY	20-15
	10-0	R/W	Rectangle source Y	
	15-11	R/W	Reserved	
	26-16	R/W	Rectangle source X	
	31-27	R/W	Reserved	
A50C			Rectangle Description XY	20-16
	10-0	R/W	Rectangle destination	
	15-11	R/W	Reserved	
	26-16	R/W	Rectangle destination X	
	31-27	R/W	Reserved	
A96C			Line Qrav Endpoints	20-17
	15-0	R/W	2nd1	
	31-16	R/W	End 2	
A970			the braw X Belta	20-18
	31-0	R/W	XoNta	
A974			Dine Draw X Start	20-18
	31-0	B/W	X start	
A978		X	Line Draw Y Start	20-19
	10-0	R///	₩ start	
	31-11	R/V	Reserved	



Table B-6. S3D 2D Registers (continued)

10-0 R/W Scan line count 20-19	Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
30-11 R/W Reserved 31 R/W Drawing direction from left to right 20-20	A97C				
31 R/W Drawing direction from left to right 20-20 31-0 R/W Right edge X delta 20-20 31-0 R/W Right edge X start 20-21 31-0 R/W Left edge X delta 20-21 31-0 R/W Left edge X delta 20-21 31-0 R/W Left edge X delta 20-21 31-0 R/W Left edge X start 20-21 31-0 R/W Left edge X start 20-21 31-1 R/W Reserved 20-22 31-11 R/W Reserved 31-31 R/W Reserved 32-32 R/W Update right edge 32-32 R/W Update left edge 32-32 R/W Update left edge 32-32 R/W Update left edge 33-32 R		10-0	R/W	Scan line count	
AD68 Polygon Right X Delta 20-20 31-0 R/W Right edge X delta 20-20 AD6C Polygon Right X Start 20-20 31-0 R/W Right edge X start 20-21 AD70 Polygon Left X Delta 20-21 AD74 polygon left X Start 20-21 AD78 Polygon Y Start 20-22 10-0 R/W Top side of the clipping rectangle 31-11 R/W Reserved AD7C Polygon Y Count 20-22 10-0 R/W Scan line count 20-22 27-11 R/W Reserved 20-22 28 R/W Update right edge 29		30-11	R/W	Reserved	
31-0 R/W Right edge X delta 20-20		31	R/W	Drawing direction from left to right	
AD6C Polygon Right X Start 20-20 31-0 R/W Right edge X start AD70 Polygon Left X Delta 20-21 31-0 R/W Left edge X delta AD74 polygon left X Start 20-21 31-0 R/W Left edge X start AD78 Polygon Y Start 20-22 10-0 R/W Top side of the clipping rectangle 31-11 R/W Reserved AD7C Polygon Y Count 20-22 10-0 R/W Scan line count 27-11 R/W Reserved 28 R/W Update right edge 29 R/W Update left edge	AD68			Polygon Right X Delta	20-20
31-0 R/W Right edge X start 20-21		31-0	R/W	Right edge X delta	
AD70 Polygon Left X Delta 20-21 31-0 R/W Left edge X delta 20-21 AD74 polygon left X Start 20-21 31-0 R/W Left edge X start 20-22 AD78 Polygon Y Start 20-22 31-11 R/W Reserved AD7C AD7C Polygon Y Count 20-22 10-0 R/W Scan line count 20-22 27-11 R/W Reserved 28 28 R/W Update right edge 29 29 R/W Update left edge	AD6C			Polygon Right X Start	20-20
31-0 R/W Left edge X delta 20-21		31-0	R/W	Right edge X start	V
AD74	AD70			Polygon Left X Delta	20-21
31-0 R/W Left edge X start 20-22		31-0	R/W	Left edge X delta	
AD78	AD74			polygon left X Start	20-21
10-0 R/W Top side of the clipping rectangle		31-0	R/W	Left edge X start	
31-11 R/W Reserved 20-22	AD78			Polygon Y Start	20-22
AD7C Polygon Y Count 20-22 10-0 R/W Scan line count 27-11 R/W Reserved 28 R/W Update right edge 29 R/W Update left edge		10-0	R/W	Top side of the clipping rectangle	
10-0 R/W Scan line count 27-11 R/W Reserved 28 R/W Update right edge 29 R/W Update left egg		31-11	R/W		
27-11 R/W Reserved 28 R/W Update right edge 29 R/W Update left egg	AD7C				20-22
28 R/W Update right edge 29 R/W Update left edge		10-0			
29 R/W Update left ext		27-11	R/W		
		28	R/W		
31-30 R/W Reserved		29	R/W	Update left eag	
		31-30	R/W	Reserved	
			6		



Table B-7. S3D 3D Registers

Add	Index Bit(s)	R/W	Register Name Bit Description	Description Page
BxD4			Z-Buffer Base Address	20-24
	2-0	R/W	Reserved = 0	
	21-3	R/W	Z-buffer base address	\ \ \
	31-22	R/W	Reserved Destination Rase Address	
BxD8			Destination Base Address	20-24
	2-0	R/W	Reserved = 0	
	21-3	R/W_	Destination base address	
	31-22	R/W	Reserved	
BxDC			Left/Right Clipping	20-25
	10-0	R/W	Left clipping limit	
	15-11	R/W	Reserved	
	26-16	R/W_	Right clipping limit	
	31-27	R/W	Reserved	
BxE0			Top/Bottom Clipping	20-25
	10-0	R/W	Bottom clipping limit	
	15-11	R/W	Reserved	
	26-16	R/W	Top clipping limit	
	31-27	R/W	Reserved	
BxE4			Destination/Source Stride	20-26
	11-0	R/W	Source stride	
	15-12	R/W_	Reserved	
	27-16	R/W	Destination stride	
	31-28	R/W	Reserved	
BxE8			Z-Stride \	20-26
	11-0	R/W	Zekide	
	31-12	R/W	Reserved	
BxEC			Texture Dase Address	20-27
	2-0	R/W	Reserved = 0	
	21-3	R/V	Texture base address	
	31-22	BM	Reserved	
B4F0			Texture Border Color	20-27
	7-0	R/W/	Date 1	
	15-8	\R/W	Data 2	
	23-16	AW	Data 3	
	31-24	RM	Reserved	



Table B-7. S3D 3D Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
BxF4			Fog Color \	20-28
	7-0	R/W	Data 1	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
	15-8	R/W	Data 2	
	23-16	R/W	Data 3	
	31-24	R/W	Reserved	\sim
B4F8			Color0	20-29
	7-0	R/W	Data 1	\
	15-8	R/W	Data 2	
	23-16	R/W	Data 3	
	31-24	R/W	Reserved	
B4FC			Color1	20-30
	7-0	R/W	Data 1	
	15-8	R/W	Data 2	
	23-16	R/W	Data 3	
	31-24	R/W	Reserved	
Bx00			Command Set	20-31
	0	R/W	Enable autoexecute	
	1	R/W	Enable hardware capping	
	4-2	R/W	Destination color to mat	
	7-5	R/W	Texel color format	
	11-8	R/W	MIPMAP level size	
	14-12	R/W	Texture intering mode	
	16-15	R/W	Texture Mending mode	
	17	R/W	Enable fogging	
	19-18	R/W_	Areba blanding control	
	22-20	R/W	Z-buffer compare mode	
	23	R/W	Lindate 2-buffe	
	25-24	R//	Z-battering mode	
	26	R/V	Enable texture wrapping	
	30-27	B∕W.	3D command	
	31	RA	Select 2D or 3D command	



Table B-7. S3D 3D Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
B144			3D Line Draw GB Delta	20-34
	15-0	R/W	Blue delta	
	31-16	R/W	Green delta	\
B148			3D Line Draw AR Delta Red delta	20/34
	15-0	R/W	Red delta V	
	31-16	R/W	Alpha delta	
B14C			3D Line Draw GB Start	20-35
	15-0	R/W	Blue start	
	31-16	R/W	Green start	
B150			3D Line Draw AR Start	20-35
	15-0	R/W	Red start	
	31-16	R/W	Alpha start	
B158			3D Line Draw Z Delta	20-36
	31-0	R/W	Z delta	
B15C			3D Line Draw Z Start 〈 〈 / 〉	20-36
	31-0	R/W	Z start	
B16C			3D Line Draw Endpoints	20-37
	15-0	R/W	End 1	
	31-16	R/W	End 2	
B170			3D Line Dray Delta	20-37
	31-0	R/W	X delta	
B174			3D Line/Draw X Stant	20-38
	31-0	R/W	X stage	
B178			3d Line Draw & Start	20-38
	10-0	R/W	X-start \	
	31-11	R/W	Reserved	
B17C			Line Draw / Count	20-39
	10-0	R/V	Scar line count	
	30-11	R/W	Nesember:	
	31	_R/W	Drawing direction is left to right	



Table B-7. S3D 3D Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
B504			Triangle Base V	20-40
	19-0	R/W	Base V	
	31-20	R/W_	Reserved	\
B508			Triangle Base U	20/40
	19-0	R/W	Base U V	
	31-20	R/W	Reserved	
B50C			Triangle WX Delta	20-41
	31-0	R/W	WX delta	
B510			Triangle WY Delta	20-41
	31-0	R/W	WY delta	
B514			Triangle W Start	20-42
	31-0	R/W	W start	
B518			Triangle DX Delta	20-42
	31-0	R/W	DX delta	
B51C			Triangle VX Delta	20-43
	31-0	R/W	VX delta	
B 520			Triangle UX Delta	20-43
	31-0	R/W	UX delta	
B524			Triangle DY Defta	20-44
	31-0	R/W	DY delta	
B528			Triangle VY Delta	20-44
	31-0	R/W	VY delta	
B52C			Triangla Undelta	20-45
	31-0	R/W	UY delta	
B530			Friangle D Start	20-45
	31-0	R/W	D start	
B534			Triangle V Start	20-46
	31-0	R//V	V Shart	
B538			Kriangle U Start	20-46
	31-0	_R/W	U start	
B53C		X	Triangle GBX Delta	20-47
	150	R//y	Brue X delta	
	31-(6	R/V	Green X delta	
B540			Triangle ARX Delta	20-47
	15-0	RAW	Red X delta	
	31-16	R/W	Alpha X delta	



Table B-7. S3D 3D Registers (continued)

Add ress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
B544			Triangle GBY Delta	20-48
	15-0	R/W	Blue Y delta	
	31-16	R/W	Green Y delta	$\backslash \backslash \backslash$
B548			Triangle ARY Delta	2048
	15-0	R/W	Red Y delta	
	31-16	R/W	Alpha Y delta	•
B54C			Triangle GB Start	20-49
	15-0	R/W	Blue start	
	31-16	R/W	Green start	
B550			Triangle AR Start	20-49
	15-0	R/W	Red start	
	31-16	R/W	Alpha start	
B554			Triangle ZX Delta	20-50
	31-0	R/W	ZX delta	
B558			Triangle ZY Delta	20-50
	31-0	R/W	ZY delta	
B55C			Triangle Z Start	20-51
	31-0	R/W	Z start	
B560			Triangle XY12/Detta	20-51
	31-0	R/W	XY12 delta	
B564			Triangle X12 End	20-52
	31-0	R/W	X12 eng	
B568			Triangle XV01 Delta	20-52
	31-0	R/W	XYO' deka .	
B56C			Friangle XV End	20-53
	31-0	R/W	X01 end	
B570		_	Viangle XYOZ Delta	20-53
	31-0	R/MV	XXX2 delta	
B574	i		Triangle X Start	20-54
	31-0	_R / W	X start	
B578		X	Triangle Y Start	20-54
	31/0	RAM	start	
B57C			Triangle Y Count	20-55
	10-0	BOW	Scan line count 12	
	15-11	RAW	Reserved	
	26-16	R/W	Scan line count 01	
	30-27	R/W	Reserved	
	31	R/W	Render the triangle from right to left	



B.6 STREAMS PROCESSOR REGISTERS

Table B-8. Streams Processor Registers

Add dress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
8180			Primary Stream Control	21-2
	23-0	R/W	Reserved Primary stream input data format	
	26-24	R/W	Primary stream input data format	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
	27	R/W	Reserved	
	30-28	R/W	Primary stream filter characteristics	
	31	R/W	Reserved	
8184			Color/Chroma Key Control	21-3
	7-0	R/W	B/V/Cr key value (lower bound for chroma)	
	15-8	R/W	G/U/Cb key value (lower bound for chroma)	
	23-16	R/W	R/Y key value (lower bound for choma)	
	26-24	R/W	RGB color comparison precision	1
	27	R/W	Reserved	l
	28	R/W	Color key control (full compare or bit 16 of 1,3.5.5)	
	31-29	R/W	Reserved	
8190			Secondary Stream Control	21-4
	11-0	R/W	DDA horizontal accumulator initial value	
	23-12	R/W	Reserved	
	26-24	R/W	Secondary stream input data format	
	27	R∕W	Reserved	
	30-28	R/W	Secondary stream filter characteristics	
	31	R/W	Reserved	
8194			Chrona Key Upper Bound	21-5
	7-0	R/W	V/Cr key value (upper bound)	
	15-8	R/W	U/Cb key value (upper bound)	
	23-16	R/W	Y key kalse (upper bound)	
	31-24	R/W	Reserved	
8198			Secondary Stream Stretch/Filter Constants	21-5
	10-0	R/W	K1 norizontal scale factor	
	15-11	R/V	Reserved	
	26-16	RW	K2 horizontal scale factor	
	31-27	R/W	Reserved	



Table B-8. Streams Processor Registers (continued)

Add	index	R/W	Register Name	Description
dress 81A0	Bit(s)	n/vv	Bit Description Blend Control	Page 21-6
BIAU	1-0	R/W	Reserved	121-0
ļ	4-2	R/W	Secondary stream blend coefficient	
	9-5	R/W	Reserved	
	12-10	RW	Primary stream blend coefficient	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
	23-13	R/W	Reserved	~
	26-24	R/W	Compose mode	
	31-27	R/W	Reserved	
81C0			Primary Stream Frame Buffer Address	21-7
	21-0	R/W	Primary stream frame buffer starting address 0	
	31-22	R/W	Reserved	
81C4			Primary Stream Frame Buffer Address 1	21-7
	21-0	R/W	Primary stream frame buffer starting addless 1	
	31-22	R/W	Reserved	
81C8			Primary Stream Stride (/ /)	21-8
	11-0	R/W	Primary stream stride	
	31-12	R/W	Reserved	
81CC			Double Buffer/LPB/Support	21-8
	0	R/W	Select primary frame buffer address 1	
	2-1	R/W	Select secondary frame buffer address	
	3	R/W	Reserved	
	4	R/W	Select LPB frame buyler start address 1	
	5	R/W	LPB input buffer select loading at end of frame	
	6	R//w	Selected LRR input buffer toggles at end of frame	
	31-7	R/W	Reserved	
81D0			Secondary Stream Frame Buffer Address 0	21-10
	21-0	R/W	Secondary stream frame buffer starting address 0	
	31-22	R/W	Reserved	
81D4			Secondary Stream Frame Buffer Address 1	21-10
	21-0	BM(Secondary stream frame buffer starting address 1	
	31-22/	R/V)	Reserved	
81D8		(/	Secondary Stream Stride	21-11
	11-0	R/W)	Secondary stream stride	
L	31-12	FACE	Reserved	

PRELIMINARY



Table B-8. Streams Processor Registers (continued)

Add dress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
81DC			Blend Control	21-11
	2-0	R/W	Reserved	
	12-3	R/W	Pixel stop fetch position	\ \ /
	18-13	R/W	Reserved Pixel start fetch position	
	28-19	R/W	Pixel start fetch position	
	29	R/W	Reserved	
	30	R/W	Primary stream on top	
	31	R/W	Enable opaque overlay control	
81E0			K1 Vertical Scale Factor	21-12
	10-0	R/W	K1 vertical scale factor	
	31-11	R/W	Reserved	
81E4			K2 Vertical Scale Factor	21-13
	10-0	R/W	K2 vertical scale factor	
	31-11	R/W	Reserved	
81E8			DDA Vertical Accumulator Initial Value	21-13
	11-0	R/W	DDA vertical accumulator initial value	
	31-12	R/W	Reserved	
81F0			Primary Stream Window Stert Coordinates	21-14
	10-0	R/W	Primary stream Y stat	
	15-11	R/W	Reserved	
	26-16	R/W	Primary streem X start	
	31-27	R/W	Reserved	
81F4			Primary Stream Window Size	21-14
	10-0	R/W	Primary stream height	
	15-11	R/W	Reserved	
	26-16	· R/W	Rrimary stream wight	
	31-27	R/W	Reserved	
81F8			Secondary Stream Window Start Coordinates	21-15
	10-0	R/V	Secondary stream Y start	
	15-11	_B/M	Reserved	
	26-16/	RM	Secondary stream X start	
	31-2	R/W/	Reserved	
81FC		1	Secondary Stream Window Size	21-16
	10-0	AWA .	Secondary stream height	
	15-11	RM	Reserved	
	26-16	R/W	Secondary stream width	
	31-27	R/W	Reserved	



B.7 MEMORY PORT CONTROLLER REGISTERS

Table B-9. Memory Port Controller Registers

Add dress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
8200			FIFO Control	22-3
	4-0	R/W	Primary/secondary stream FIFO boundary	
	5	R/W	Reserved	\sim
	10-6	R/W	Secondary stream threshold	
	_11	R/W	Reserved	
	16-12	R/W	Primary stream threshold	
	17	R/W	Reserved	
	20-18	R/W	DMA read FIFO threshold	
	31-21	R/W	Reserved	
8204			MIU Control	22-3
	0	R/W	Reserved	
	1	R/W	RAS pre-charge = 1.5 MCLKs	
	2	R/W	RAS low time = 2.5 MCLK	
	3	R/W	WE trailing edge delay select	
	4	R/W	WE leading edge delay select	
	5	R/W	CAS/OE trailing edge delay saled	
	6	R/W	CAS/OE leading edge delay select	
	31-7	R/W	Reserved	
8208			Streams Time out	22-3
	7-0	R/W	Secondary stream timeout	
	15-8	R/W	Primap/ stream timeout	
	16	R/W	Secondary stream wins memory arbitration in case of a tie	
	31-17	R/W	Reserved	
820C			Miscellaneous Timeout	22-5
	7-0	R/W	-CPU timeout	
	15-8	R/V	S3D Engine Timeout	
	23-16	R/V	LAB Timegut	
	31-24	BM	External memory master timeout	
8220	/	\mathcal{N}	DMA Read Base Address	22-6
	2-0	R/W/	Reserved = 0	
	22-3	RM	DMA read base address	
	31-23	PALA	Reserved	
	31-23	(m	Neserveu	



Table B-9. Memory Port Controller Registers (continued)

	Index Bit(s)	R/W	Register Name Bit Description	Description Page
dress 8224		11, 11	DMA Read Stride/Width	22-6
	2-0	R/W	Reserved = 0	
	11-3	R/W	DMA read stride	
	15-12	R/W.	Reserved	
	18-16	R/W	Reserved = 0	$\langle \langle \rangle \rangle \rangle$
	27-19	R/W	DMA read width	
	31-28	R/W	Reserved	
			/ / / / \	



B.8 DMA REGISTERS

Table B-10. DMA Registers

Add dress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
8580				23-2/
	0	R/W	Enable video/graphics DMA	
	1	R/W	Video DMA write	/
	31-2	R/W	DMA starting memory address	
8584			Video DMA Transfer Length	23-3
	1-0	R/W	Reserved	
	23-2	R/W	DMA transfer length	
	31-24	R/W	Reserved	
8590			Command DMA Base Address	23-3
	0	R/W	Enable command DMA	
	1	R/W	Specify 64 KByte buffer size	
	31-2	R/W	Command DMA buffer base add es	
8594			Command DMA Write Pointer	23-4
	1-0	RW	Reserved	
	15-2	R/W	Write pointer	
	16	R/W	Write pointer updated	
	31-17	R/W	Reserved	
8598			DMA Read Pointer	23-4
	1-0	R/W	Reserved	
	15-2	R/W	Read pointer	
	31-16	R/W	Reserved	



B.9 LPB REGISTERS

Table B-11. LPB Registers

Add dress	Index Bit(s)	R/W	Register Name Bit Description Page
FF00			LPB Mode
	0	R/W	Enable LPB
	3-1_	R/W	LPB mode
	4	R/W	Reset LPB
	5	R/W	Write every other received frame to memory
	6	R/W	No byte swap for incoming video
	8-7	R/W	Reserved
	9	R/W	LPB vertical sync is active high
	10	R/W	LPB horizontal sync is active high
	11	W	CPU VSYNC
	12	W	CPU HSYNC
	13	W	Load base address currently pointed to
	15-14	R/W	Reserved \\\\\
	17-16	R/W	Maximum compressed data bust size
	20-18	R/W	Reserved
	22-21	R/W	Video FIFO threshold
	23	R/W	Reserved
	24	R/W	LPB clock drivernby LLK
	25	R/W	Don't add stride after first HSYNC
	26	R/W	Invert the LCLK input
	30-27	R/W	Reserved
	31	R	CFLENEL status



Table B-11. LPB Registers (continued)

Add dress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
FF004			LPB FIFO Status	24-5
	3-0	R	LPB output FIFO status	$\langle X \rangle$
	10-4	R	Reserved	$\backslash \vee /$
	11	R	LPB output FIFO full	
	12	R	LPB output FIFO empty	
	13	R	LPB output FIFO almost empty	
	19-14	R	Reserved	
	20	R	LPB video FIFO 0 full	
	21	R	LPB video FIFO 0 empty	
	22	R	LPB video FIFO 0 almost empty	
·	28-23	R	Reserved	
	29	R	LPB video FIFO 1 full	
	30	R	LPB video FIFO 1 empty	
	31	R	LPB video FIFO 1 almost empty	
FF08			LPB Interrupt Flags	24-6
	0	R/W	LPB Output FIFO empty	
	1	R/W	HSYNC (end of line) input on pix 202	
	2	R/W	VSYNC (end of frame) input on pin 203	
	3	R/W	Serial port start condition detected	
	15-4	R/W	Reserved	
	16	R/W	Enable LPB output NFO empty interrupt	
	17	R/W	Enable HS/N/ (end online) interrupt	
	18	R/W	Enable XXXX eng of frame) input interrupt	i
	19	R/W	Enable seria port start condition detect interrupt	
	23-20	R/W	Reserved	
	24	R/W	Prive SPCLK low or receipt of a serial port start condition	
	31-25	R/W	Reserved	
FFOC			LPB rame Buffer Address 0	24-8
	21-0	RM	LPS frame buffer address 0	
	31-22	R/M	Reserved	
FF10			LRB Frame Buffer Address 1	24-8
	21-0	RM	PB rame buffer address 1	
	31-22	RW	Reserved	



Table B-11. LPB Registers (continued)

Add dress	Index Bit(s)	R/W	Register Name Bit Description	Description Page
FF14			LPB Direct Read/Write Address	24-9
	20-0	R/W	Address of MPEG decoder address to read/write	
	23-21	R/W	MPEG decoder transaction type	
	31-24	R/W	Reserved	
FF18			LPB Direct Read/Write Data	/24-9
	31-0	R/W	LPB direct read/write data	
FF1C			LPB General Purpose Input/Output Port	24-10
	3-0	R/W	General purpose output data port	
	7-4	R	General purpose input data port	
	31-8	R/W	Reserved	
FF20		İ	Serial Port	24-11
	0	R/W	0 = Serial clock write on pin 205, 2 = pin 205 tri-stete	
	1	R/W	0 = Serial data write on pin 206/1 pin 200 kri-state	1
	2	R	0 = Serial clock low on pin 205, 1 = 205 tri-state	
	3	R	0 = Serial data low on pin 206, pip 20 tri state	
	4	R/W	Enable serial port function	
	5-7	R/W	Reserved	
	8	R	Bit 0 mirror (data on byte lane 2 at £21/1)	
	9	R	Bit 1 mirror (data on byte lane 2 at E2H)	
	10	R	Bit 2 mirror (data on byte land 2 at E2H)	
	11	R	Bit 3 mirror (data on byta lane Z at E2H)	
	12	R	Bit 4 mirror (gata/on byte layre 2 at E2H)	
	31-13	R/W	Reserved	
FF24			LPB Video pput Window Size	24-12
	11-0	R/W	Video input line width	
	15-12	R/W	Reserved	
	24-16	R/W	Video input window height	
	31-25	R/W	Reserved	
FF28			LAB Video Data Offsets	24-13
	11-0	R/N	Horzontal video data offset	
	15-12/	R//	Reserved	ļ
	24-16	R/W/	Vertical video data offset	ļ
	31-25	\R/W	Reserved	<u> </u>
FF2C			LPB Horizontal Decimation Control	24-14
	31-0	BW/	Video data byte mask	<u> </u>
FF30			LPB Vertical Decimation Control	24-14
	7-0	R	Video data line mask	1



Table B-11. LPB Registers (continued)

Add dress	Index Bit(s)	R/W		Register Name Bit Description		 Descripti Page	on
FF34			LPB Line Stride			24-15	
	11-0	R/W	Line stride				>
	31-12	R/W	Reserved			$\backslash \backslash \backslash$	
FF40			LPB Output FIFO			24-15	
	31-0	R/W	Output FIFO data		\wedge		



B.10 MISCELLANEOUS REGISTERS

Table B-12. Miscellaneous Registers

Add dress	index Bit(s)	R/W	Register Name Bit Description	Description Page
8504			Subsystem Status	25-1
	0	R	Vertical sync interrupt generated	
	1	R	S3D Engine interrupt generated	\mathcal{N}
	2	R	Command FIFO overflow interrupt generated	
	3	R	Command FIFO empty interrupt generated	,
	4	R	Host DMA done interrupt generated	
	5	R	Command DMA done interrupt generated	
	6	R	S3D FIFO empty interrupt generated	
	7	R	LPB interrupt generated	
	12-8	R	S3D FIFO slots free	
	13_	R	S3D Engine idle	
	31-14	R	Reserved	
8504			Subsystem Control	25-2
	0	W	Vertical sync interrupt cleared	
	11	W	S3D Engine interrupt cleared	
	2	W	Command FIFO overflow interrunt cleared	
	3	W	Command FIFO en oty interrupt deared	
	4	W	Host DMA done oterwoot cleared	
	5	W	Command DMA dove interrupt cleared	
	6	W	S3D FIFO empty interrupt seared	
	7	W	Host DMA done interruptenabled	
	8	W	Vertical syncinterrupt enabled	
	9	W	S3S Engine interrulat enabled	
	10	W	command FIFO verflow interrupt enabled	
	11	W	Command FIFO empty interrupt enabled	
	12	w/	Compand DMA done interrupt enabled	
	13	W	S30 FNO empty interrupt enabled	<u> </u>
	15-14	/W	S3D Engine software reset select	
	31-16/	_w <u>\</u>	Neser/ed	
850C		\sim \angle	Advanced Function Control	25-4
	0	R/W	Enable accelérated modes (enhanced and VESA non-planar)	
	3-1	ANN	Reserved	
	4	RW	Enable linear addressing	<u> </u>
	31-5	R/W	Reserved	1



B.11 PCI CONFIGURATION SPACE REGISTERS

When a PCI configuration read or write command is issued, AD[7:0] contain the address of the register in the configuration space to be accessed.

Table B-13. PCI Configuration Space Registers

Add	Index	D //A/	Register Name	Description
dress 00	Bit(s)	R/W	Bit Description Vendor ID	26-1
- 00	15-0	R	Hardwired to 5333H	20-1
02	100		Device ID	26-2
<u> </u>	15-0	R	Hardwired to 5631H (initial stepping)	
04			Command	26-2
	0	R/W	Response to I/O space accesses enabled	
	1	R/W	Response to memory space accesses enamed	
	3-2	R/W	Reserved	
	4	R/W	Enable bus master operation	
	5	R/W	Enable DAC snooping	
	15-6	R/W	Reserved	
06	-		Status	26-3
	8-0	R/W	Reserved	
	10-9	R/W	Hardwired to select medium device select timing	•
	11	R/W	Reserved	
	12	R/W	Bus master transaction terminated with target-abort	
	13	R/W	Bus master transaction terminated with master-abort	
	15-14	R/W	Reserved	
80			Class Code	26-3
~ ~ ~ ~ ~ ~	31-0	R	Hardwired to indicate VGA-compatible display controller	
OD_			Lateney Time	26-4
	7-0	R/W	Reserved	<u> </u>
	10-8	R/My	Reserved = 0-(3 LSBs of latency timer)	
	15-11	R/ / V	Bus haster latency timer	
10		-17	Base Address 0	26-4
	0	TRACK	Hardwired to indicate base registers map into memory space	
	2-1		Harawired to allow mapping anywhere in 32-bit address space	
	3 (R/W	Hardwired to indicate does not meet prefetchable requirements	
	22-4	R/M	Reserved	
	31-23	R/W	Base address 0	
30			BIOS Base Address	26-5
	0	R/W	Enable access to BIOS ROM address space	
	15-1	R/W	Reserved	
	31-16	R/W	Upper 16 bits of BIOS ROM address	<u> </u>



Table B-13. PCI Configuration Space Registers (continued)

Add dress	Index Bit(s)	R/W	Register Name Bit Description	Descripti Page
3C	274,07	,	Interrupt Line	26-
	7-0	R/W	Interrupt line routing information	
3D			Interrupt Pin	26-6/
	7-0	R	Hardwired to specify use of INTA	
3E			Latency/Grant	26-6
	7-0	R/W	Minimum grant	
	15-8	R/W	Maximum latency	
) ~
				`

PRELIMINARY







Index

2D line draw programming 15-18 bus master DMA 2D polygon fill programming 15-21 programming bus master enable 3D color generation 3D line draw programming 15-23 byte mode addressing 3D triangle programming 15-23 Α address latch delay 19-5 alpha blending 15-30 19-12, 22-3 20-32 select type trailing edge delay 19-12, 22-3 alpha4/blend4 15-29 24-4 autoexecute 15-6 2D 20-12 clecks per 16-6 13-4, 17-1 - 17-2 3D 20-31 wakeup. 13-1 В 10-8, 21-3, 21-5 chroma keying enable 21-3 base address clipping 15-6 command DMA buffer 2D 20-5 - 20-6 destination (2D) 20-5 20-25 3D destination (3D) 20-24 enable (2D) 20-12 DMA read 22-6 enable (3D) 20-31 source 20-4 clock generator texture 20-27 DC specifications 20-24 z-buffer frequency synthesis BIOS new DCLK PLL load 16-16 See video BIOS new MCLK and DCLK PLL load 16-17 BitBLT new MCLK PLL load 16-16 destination ocation color compare drawing direction VGA 16-37, 16-41 10-8, 21-3 programming color keying rectangle dimension 20-15 enable 21-3 source location in KRGB mode 21-3 blank/border select color mode select 16-12 blend4 15-29 color pattern registers 20-3 color limits 20-29 - 20-30 color pattern select 20-13 10-4 - 10-5 10-7, 21-6 color space conversion blending border color 15-29



command	display start address 19-13
2D (specify) 20-14	DMA
3D (specify) 20-33	Command DMA buffer size 23-3
command set register	command DMA control 23-4
2D 20-12	command DMA enable 23(3
3D 20-31	control 23-2
complex reflection 15-29, 20-32	FIFO control 22-2
configuration strapping 17-7	programming 15-33
at reset 5-3	read stride 22-6
unlocking access to registers 17-9	transfers 15-33
DMA 23-3	video/graphics DIAA eqable 23-2
CPU base address	doubleword mode addressing (16-29 - 16-30,
enable 17-2	17-3
specify 19-13	draw enable 20-12
cursor	
end 16-26	E / \ \ \ `
location address 16-27	
start 16-26	EDO memory 1
cursor location address 16-27	EDO memory (*-cycle) 17-7
	enal/sle
D	chronge kexing 21-3
	c/pp/ng (2D) 20-12
DCLK	((lippipg (AQ)) 20-31
control 9-3	color keying 21-3
halving 16-6, 16-17	comprang DMA 23-3
invert 16-17	hanced mode 25-4
inverted 17-4	feature connector 16-12
loading new frequency 9-2, 16-16 - 16-17)fogging 20-32
programming 9-2, 16-14	hardware graphics cursor 18-3
decal 15-29, 20-32	near addressing 19-5, 25-4
decimation 11-10, 24-14	✓ LPB 24-2
destination base address	memory mapped I/O 19-2
2D 20-5	PCI bus master operation 26-2
3D 20-24	pixel drawing (2D) 20-12
destination color format	texture wrapping 20-33
2D 20-12	video/graphics DMA 23-2
3D 20-31	ViRGE 17-8
DEVSEL timing 6-1	end horizontal blank 16-22
digitizer interface 11-7	end horizontal sync position 16-23
display active status (6-3)	end vertical blank 16-31
display FIFO fetch \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	ENFEAT 16-12
enable 17-5	Enhanced mode
specify start position 17-17	enable 15-3, 25-4
display memory	enable 8 bpp or greater 17-10
2 MCLK white 16-11, 16-17	memory mapping 17-3
access control 7-11	programming 15-5
chip count limitation 7-1	ESYNC 12-10, 16-12
configurations	EVCLK 12-10, 16-12, 16-16
functional timing 7-4	EVIDEO 12-10
refresh 7-4	extended data out (EDO) memory 7-1
refresh cycle control 7-4, 16-29	
size specification 5-1, 17-7	

display pitch 16-29



F	horizontal sync
	control for power management 16-12
fast page mode memory 7-1, 16-11	polarity 16-2
feature connector	horizontal sync position
AC timing 4-8	end 16-23
enable 3-8, 12-10, 16-12	start 16-23
interfaces 12-7	horizontal total 16-21
LPB 12-10	HSYNC
pass-through 12-10	direction 12-10
Trio64-type versus LPB 16-12	direction control
VAFC 12-7	
filtering textures 15-27	//\ \\(
fogging 15-30	/ (\ \ \)
enable 20-32	I square C
font selection 16-8	See serial fort
frame buffer	ID, chip 17-17-18
See display memory	image transfer
	alignment 20-13
G	date source 20 13
0 15 1	first could award select 20-14
General Data bus	mono or color source 20-12
BIOS ROM interface 12-2	initialization 6-1
general input port 16-49	interfaces operation 17-11, 18-2
description 12-4	Interrupt
enable 12-4, 19-4	omorane DMA done interrupt clear 25-3
general output port 19-7	command DMA done interrupt enable 25-3
description 12-5	command DMA done interrupt status 25-2
LPB 24-10	command FIFO empty interrupt clear 25-3
Gouraud shading 20-33	command FIFO empty interrupt enable 25-3
green PC	command FIFO empty interrupt status 25-1
HSYNC/VSYNC control 12-4, 19-12	command FIFO overflow interrupt enable 25
	73
н 🔷 🗸 🗸	command FIFO overflow interrupt status 25-
hardware graphics surror	1 commandFIFO overflow interrupt clear 25-3
hardware graphics cursor background color 18-8	•
background color 18-8 enable 18-3	enable 12-11, 17-3 generation 12-11
foreground color 18-4	host DMA done interrupt clear 25-3
pattern display x origin	host DMA done interrupt enable 25-3
pattern display y drigin 186	host DMA done interrupt status 25-2
programming 15-31 - 19-32	LPB 24-6
storage start address 185	S3D Engine done interrupt status 25-1
Windows/X/Windows modes 15-31, 19-4	S3D Engine interrupt clear 25-3
x origin 1844	S3D Engine interrupt enable 25-3
y origin 184	S3D FIFO empty interrupt clear 25-3
high speed text display 17-3	S3D FIFO empty interrupt enable 25-3
high speed text tont writing 17-10	S3D FIFO empty interrupt status 25-2
horizontal blank	vertical retrace interrupt clear 16-28
end 16-22	vertical retrace interrupt enable 16-28
start 16-22	vertical retrace interrupt status 16-3
horizontal display end 16-21	vertical sync interrupt clear 25-2
	vertical sync interrupt enable 25-3
	vertical sync interrupt status 25-1



MCLK L external output 16-16 latency timer 26-4 loading new frequency 9-3, 16-16 - 16-17 **LCLK** programming 9-3, 16-13 invert 24-4 mechanical dimensions lighting textures 15-29 memory line compare See display memory 16-33 line draw memory mapped I/O drawing direction 20-19 enable 19-2 endpoints 20-17 MMIO only select 16-1 scan line count 20-19 memory mapping x delta 20-18 Enhanced/VGA 20-18 x start mipmap 15-28 y start 20-19 level size 20-32 line draw programming 15-18, 15-23 MMIO See mepio malped I/O linear addressing modulate enable 15-3, 19-5, 25-4 15 29, 20 explained 15-3 - 15-4 mono pettern window position 19-6, 26-5 background cold 20-8 19-5 window size ground color 20-9 Local Peripheral Bus 20-7 See LBP locking register access 15-26 See unlocking **LPB** burst size 24-3 clock source 24-4 pa**ramé**ter 24-3 color byte swap See also PLL n parameter decimation 11-10, 24-14 lbble swap 19-3 digitizer interface 11-7 enable 24-2 frame buffer address 24-8 general output port 24-10 input window size 24-12 control 3-7 interrupts 24-6 edge delay 7-4 introduction leading edge delay 11-1 19-12, 22-3 line stride 24-15 trailing edge delay 19-12, 22-3 16-29 mode select 19-1 offset output FIFO 24 ordering read/write registers reads 15-4 reset 24-2 write 15-4 Scenic/MX2 inter skip frames sync polarity video FIFO 24-3 palette registers 16-43 lock access 16-19 17-4 LUT write cycle control panning 16-25, 16-44, 16-46 M pass-through 11-10 pass-through feature connector 12-10 m parameter pattern registers 20-3 See also PLL m parameter color 26-3 mono 20-7 master abort maximum scan line 16-25



PCI Bus rectangle fill 15-17 26-5 15-3 BIOS ROM access enable protected mode BIOS ROM base address 26-5 bus master enable 26-2 Q bus master latency timer 26-4 configuration 6-1 quadword mode addressing cycles 6-1 device I.D. 6-1 R DEVSEL timing 6-1 disable read bursts 17-10 R parameter enable disconnect 19-10 See PLL R parameter enable I/O accesses 26-2 **RAMDAC** AC specifications enable memory accesses 16/48 interface 6-1 access linear addressing base address 26-5 accessing master abort handling during DAC cycles bus snooping 8-3, 17-5 clock doubled operation 8-2, 16-19 maximum latency 26-6 color mode select 26-6 minimum grant color modes received master abort 26-3 parasteristics 26-3 received target abort cifications retry handling during DAC cycles 8-3, 17-5 able AOCA/SRDY 17-8 vendor I.D. 6-1 perspective correction 20-33 vcle control 16-19 pin 50 function select 16-11 CI bus shooping 17-5 wer down 16-19 pin descriptions 3-4 - 3-10 se generation pin list alphabetical 3-12 - 3-14 numerical 3-15 - 3-16, 3-18 low time select 7-4, 19-12, 22-3 16-29 pitch recharge time select 7-4, 22-3 PLL M parameter 9-1, 16-13 - 16-S1 function 3-7, 7-4 6-2 - 6-4 9-1, 16-13 - 16-14 RDYIN PLL N parameter PLL R parameter read ordering 9-1, 16-13 - 1/6 15-4 polygon draw real mode left edge x delta 20-21 rectangle fill programming 15-17 left edge x start 20-21 refresh, DRAM 7-4, 16-29, 17-10 right edge x delta reset 20-**LPB** 24-2 right edge x start scan line count S3D Engine 25-4 specify edge to update system 5-1 y start 20-22 revision status 17-1 - 17-2 ROP polygon fill programm power management list of A-1 HSYNC control select 20-14 VSYNC control 16-13 ROPBLT A-1 programming row scan count 16-25 programming example: S 2D line draw 2D polygon fill 15-21 3D triangle 15-23 S3D Engine 15-7 enable BitBLT 25-4 20-1 - 20-2 hardware cursor register mapping notational conventions 15-5 software reset



scaling 10-4	T
Scenic Highway 11-1	
screen off 16-7	target abort 26-3
SENSE	test load, AC 4-3
status of internal signal 16-3	texel color format 20-31
serial port 11-7	texture
add wait states 24-7	base address 20-27
addressing 19-15	blend4 15-29
register 24-11	border color 15-29, 20-27
source background color 20-10 - 20-11	complex reflection 15-29, 20-32 decal 15-29, 2032
source base address 20-4	decal 15-29, 20(32)
SRDY	filter mode 28-3
delay assertion 18-1	filtering 15/27/
generation 6-2	lighting 16-29
start address 16-27	mipmap (15/98)
start horizontal blank 16-22	modulate 15-29, 29-32
start horizontal sync position 16-23	texel color format 28-31
start vertical blank 16-30	wrapping 15-29
stepping information 17-1 - 17-2	texture wrapping
streams processor	enable 20-33
blending 10-7, 21-6	tipleout counters 22-4 - 22-5
chroma keying 21-5	transparency
color space conversion 10-4 - 10-5	See alphablending
color/chroma keying 10-8, 21-3	cansparent by 20-13
compose modes 10-5, 21-6	thestate off
double buffering 10-2, 21-7 - 21-8	NSYNC 19-4
FIFO control 10-8, 22-2	PAN5:0] 19-10
filter characteristics 21-2, 21-4	PD lines 16-11
filter constants 21-5	VCLK 19-4
input data formats 21-2, 21-4	SYNC 19-4
introduction 10-1	triangle programming 15-23
mode select 19-11	Trio64
opaque overlay 10-6, 21-11	compatible mode select 19-15
primary stream input 10-2	55 ,
primary stream stride 21-8	U
primary stream window 21-12	
scaling 10-4, 21-12 - 21-13	underline location 16-30
secondary stream input 102	unlocking
secondary stream stride 21-1	configuration strapping registers 17-9
secondary stream window 21-5	Enhanced registers 18-1
timeout counters 22-4	extended sequencer registers 16-10
stride	pseudocode for 13-2
DMA read 22-6	S3 VGA registers 17-9
source and destination (2D rendering) 20-6	system control/extension registers 17-9
source and destination (3D) 20-26	System controllextension registers 17 0
z-buffer 20-26	V
STWR 20-100	•
function select 16-16	VAFC feature connector 12-7, 16-12
	Trio64-compatible 7-1, 7-4
super VGA support 14-2	VCLK
	direction 12-10, 16-16
	inversion of DCLK 17-4
	phase with respect to DCLK 19-11



