

# SM501 MSOC<sup>тм</sup> Databook

Preliminary Version B-1 6/13/03

# SM501 MSOC<sup>TM</sup> Databook

### Notice

Silicon Motion<sup>®</sup>, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice. No responsibility is assumed by Silicon Motion, Inc. for the use of this information, nor for infringements of patents or other rights of third parties.

## **Copyright Notice**

Copyright, 2003 Silicon Motion, Inc. All rights reserved. No part of this publication may be reproduced, photocopied, or transmitted in any form, without the prior written consent of Silicon Motion, Inc. Silicon Motion, Inc. reserves the right to make changes to the product specification without reservation and without notice to our users.

Version Number	Date	Note		
B-1	6/13/03	<ul> <li>Updated arrows in Figure 1-5 Hitachi SH4 to SM501 Bus Interface diagram</li> <li>Changed DRAM Control Register Bit 1</li> <li>Changed Table 17-2 Pin Descriptions B19 and B21 from Type O to I/O</li> <li>Changed Figure 18-10 SH4 Read Timing</li> <li>Changed Mode Select Register Bit 4</li> <li>Changed opening paragraph for 8051-Controlled External Bus Interface, and bit address modes.</li> <li>Miscellaneous Timing Changed bit 31:28 host clock and updated bit 23</li> </ul>		
В	4/8/03	<ul> <li>Added Timing Waveforms and Parameter Tables to Specifications chapter Reformatted register descriptions</li> <li>Added Soldering Profile section to Chapter 18</li> <li>Replaced Voyager GX with SM501</li> <li>Updated 1:8 scaling in Chapter 1 with maximum power of 2 values (ZV Port and 2D Engine subsections)</li> <li>Updated arrows in Figure 10-1, ZV Port chapter</li> <li>Added Figure 17-1, Package Outline</li> <li>Renamed H18 to XTALPWR, D19 to PLLGND, E21 to PLLPWR</li> <li>Added new information in Chapter 2, under Power Mode Control register on PLLs, Power and Sleep Modes, Clock Frequency</li> <li>Added new field to bits [31:28] in Miscellaneous Timing register, Chapter 2</li> <li>Reorganized description of Configuration 1 &amp; 2 registers in Chapter 2</li> <li>Added 1st/2nd clock entries to Table 1-3</li> </ul>		
A-1	2/14/03	<ul> <li>Global change to delete space between Voyager and GX</li> <li>Added ZV Port Timing Diagram to Chapter 18</li> <li>Deleted Pin J9, K9, L9, M9, N9 from pinout diagram 17-1</li> <li>Changed opening paragraph in Chapter 17</li> <li>Added Company Confidential in header</li> <li>Changed version number</li> <li>Added Chapter Titles to footer</li> <li>Added limits to Table 18-1</li> </ul>		

# **Table of Contents**

Introduction	
Overview	. 1-1
Typical System Block Diagram	. 1-2
UMA Architectures	. 1-3
NAND Tree Scan Testing	. 1-4
Internal Block Description	1-5
Host CPU Memory or PCI Interface	. 1-5
Command Interpreter / Command List Processor	
Zoom Video Port	
2D Engine	
Video Display Layers	
LCD Panel	1-16
Analog RGB (Analog LCD or CRT).	
Internal or External Memory	1-21
GPIO	1-21
Flat Panel Data	
USB Controllers	
DMA Controller.	
Interrupt Controller	
Clock Control	
Power Management	
Memory Map and Register Space.	
MMIO Space	
MMIO Addressing.	
System Configuration	
Functional Description	
Operational Register Descriptions	
Summary of SM501 Configuration Registers	
Configuration 1 Register Descriptions	
Command List Register Descriptions	
Interrupt / Debug Register Descriptions	
Power Management Register Descriptions	
Configuration 2 Register Descriptions	
PCI Configuration Space.	
Operational Register Descriptions	
Summary of SM501 PCI Configuration Space Registers	
PCI Configuration Space Register Descriptions	
Drawing Engine	
Functional Description	
Operational Register Descriptions	
About the Programmer's Model	
Summary of Drawing Engine Registers	
Drawing Engine Register Descriptions	
Display Controller	
Operational Register Descriptions	
About the Programmer's Model	
Summary of Display Controller Registers.	
Display Controller Register Descriptions	
Command List Interpreter	
Functional Description	. 6-1

	ogramming	
	ow Commands	
	ppending to the Command List	
	tional Register Descriptions	
	Immary of Command List Registers	
	ommand List Register Descriptions	
	ands	
	Dad Memory	
	Dad Register	
	Dad Memory Immediate	
	Dad Register Immediate	
	Dad Memory Indirect	
	Dad Register Indirect	
	atus Test	
	nish	
	oto	
	osub	
	eturn	
	onditional Jump	
	onal Description	
	tion Register Descriptions	
	Immary of USB Host Controller Driver Registers	
	egister Descriptions	
	ional Register Descriptions	
	Immary of USB Device Internal Registers	
	egister Descriptions	
GPIO/I <sup>2</sup> C		. 9-1
	onal Description.	
	PIO Overview	
	C Interface Overview	
	tional Register Descriptions	
	bout the Programmer's Model	
Su	Immary of GPIO and I <sup>2</sup> C Registers	. 9-2
	PIO Register Descriptions	
$I^2$	C Master Register Descriptions	. 9-8
ZV Port		
	onal Description	
	V Port Overview	
	ideo Capture Unit Overview	
	tional Register Descriptions	
	bout the Programmer's Model	
	Immary of ZV Port Registers	
	V Port Register Descriptions	
	k & I <sup>2</sup> S	
Functi	onal Description.	11-1
	C97-Link and I <sup>2</sup> S Interface Overview	
	tional Register Descriptions	
	bout the Programmer's Model.	
	Immary of AC97-Link and I <sup>2</sup> S Registers	
	C97-Link Register Descriptions	
1~	S Register Descriptions	11-12

8051 µ-Controller	12-1
Functional Description	
8051 μ-Controller Overview	. 12-1
Operational Register Descriptions	12-2
About the Programmer's Model	
Summary of 8051 µ-Controller Registers	
8051 μ-Controller Register Descriptions	
8051 µ-Controller SRAM Address Space	
8051-Controlled External Bus Interface	
Example of Implementation of MOST for Automotive Usage	
DMA Controller (DMAC)	
Functional Description	
DMA Controller Overview	
Operational Register Descriptions	
Summary of DMA Controller Registers	
DMA Controller Register Descriptions	
Functional Description	
UART Overview	
UART0/UART1 Functional Description.	
UART Timings	
Operational Register Descriptions	
Summary of UART and IrDA Registers	
Register Descriptions.	
Synchronous Serial Port	
Functional Description	
SSP Overview	
SSP Operation	. 15-2
Operational Register Descriptions	. 15-14
Summary of SSP Registers	15-14
SSP Register Descriptions	
Interrupts	
PWM Specification	
Functional Description	
PWM Overview.	
Operational Register Descriptions	
Summary of PWM Registers	
PWM Register Descriptions	
Pin & Packaging Information	
Packaging	
Signal List	
Pinout Pin Descriptions	
Specifications	
Environmental.	
Soldering Profile	
DC Characteristics	
AC Timing	
PCI Interface Timing	
Host Interface Timing	
Display Controller Timing.	18-16
USB Interface Timing	18-18
ZV Port Timing	18-19
UART Timing	18-20

# AC97-Link and I<sup>2</sup>S Timing 18-22 8051 μ-Controller Timing 18-25 Local SDRAM Timing 18-28

# **List of Figures**

Figure 1-1:	System Block Diagram	1-1
Figure 1-2:	Example System Diagram	1-2
Figure 1-3:	System Configurations	1-3
Figure 1-4:	Internal Block Diagram	1-5
Figure 1-5:	Hitachi SH4 to the SM501 Bus Interface	1-8
Figure 1-6:	Intel XScale (PXA250/255) to the SM501 Bus Interface	1-9
Figure 1-7:	NEC MIPS to the SM501 Bus Interface	1-11
Figure 1-8:	PCI Bus Interconnection	1-12
Figure 1-9:	Video Layers and Data Processing	1-14
Figure 1-10:	Typical 24-bit TFT Panel Interface	1-17
Figure 1-11:	Typical 18-bit TFT Panel Interface	1-18
Figure 1-12:	Typical 24-bit LVDS Interface (DS90C385)	1-19
Figure 1-13:	GPIO Layout	1-21
Figure 1-14:	Clock Tree	1-25
Figure 1-15:	Power State Diagram	1-26
Figure 1-16:	Memory Map	1-27
Figure 1-17:	MMIO Space	1-28
Figure 2-1:	System Configuration Register Space	2-2
Figure 2-2:	Configuration Register Space 1	2-4
Figure 2-3:	Command List Register Space	2-17
Figure 2-4:	Interrupt / Debug Register Space	2-21
Figure 2-5:	Power Management Register Space	2-28
Figure 2-6:	Configuration Register Space 2	2-41
Figure 3-1:	PCI Configuration Register Space	3-2
Figure 4-1:	Drawing Engine Register Space	4-2
Figure 4-2:	2D Drawing Register Space	4-4
Figure 4-3:	Color Space Conversion Register Space	4-18
Figure 5-1:	Display Controller Register Space	5-5
Figure 5-2:	Video Layers	5-5
Figure 5-3:	Panel Graphics Control Register Space	5-6
Figure 5-4:	Video Windowing	5-7
Figure 5-5:	Video Control Register Space	5-17
Figure 5-6:	Video Alpha Control Register Space	5-26
Figure 5-7:	Panel Cursor Control Register Space	5-33
Figure 5-8:	Alpha Control Register Space	5-36
Figure 5-9:	CRT Graphics Control Register Space	
Figure 5-10:	CRT Cursor Control Register Space	5-49
Figure 5-11:	Palette RAM Register Space	5-52
Figure 6-1:	Command List Register Space	6-3
Figure 7-1:	USB Control and Status Partition Register Space	7-4
Figure 7-2:	USB Memory Pointer Partition Register Space	7-12
Figure 7-3:	USB Frame Counter Partition Register Space	
Figure 7-4:	USB Root Hub Partition Register Space	7-24
Figure 8-1:	USB Slave Register Space	8-4
Figure 9-1:	I <sup>2</sup> C Interface Block Diagram	9-1
Figure 9-2:	GPIO / I <sup>2</sup> C Master Register Space	

Figure 9-3:	GPIO Register Space	9-3
Figure 9-4:	I <sup>2</sup> C Master Register Space	
Figure 10-1:	Video Encoder Interface through the Video Port	
Figure 10-1:	ZV Port Register Space	
Figure 11-1:	AC97-Link and I <sup>2</sup> S Interface Block Diagram	
Figure 11-2:	AC97-Link and I <sup>2</sup> S Register Space	
Figure 11-2:	AC97-Link Register Space	
Figure 11-4:	I <sup>2</sup> S Register Space	
Figure 12-1:	8051 μ-Controller Register Space	
Figure 12-2:	8051 μ-Controller SRAM Address Space	
Figure 12-3:	8051 μ-Controller to MOST Controller Connections	
Figure 13-1:	SM501 Functional Block Connections to Memory Controllers	
Figure 13-2:	DMA Channel 0	
Figure 13-3:	DMA Channel 1	
Figure 13-4:	DMA Register Space	
Figure 14-1:	UART and IrDA Register Space	
Figure 14-2:	UART / IrDA Normal Mode Registers ( $DLAB = 0$ )	
Figure 14-3:	Configuration Mode Registers (DLAB = 1)	
Figure 14-4:	Enhanced Register Set	
Figure 15-1:	Texas Instruments Synchronous Serial Frame Format (Single Transfer)	
Figure 15-2:	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 15-3:	Motorola SPI Frame Format (Single Transfer)	
Figure 15-4:	Motorola SPI Frame Format (Continuous Transfer) $SPO = 0$ , $SPH = 0$	
Figure 15-5:	Motorola SPI Frame Format with $Ph = 0$	
Figure 15-6:	Motorola SPI Frame Format with Ph = 1	
Figure 15-7:	Microwire Frame Format, Single Transfer	
Figure 15-8:	Microwire Frame Format, Continuous Transfers	
Figure 15-9:	Microwire Frame Format, SFRMIN Input Setup and Hold Requirements	
<b>Figure 15-10:</b>	SSP Master Coupled to Two Slaves	
Figure 15-11:	SSPMS (PL021) Master Coupled to Two SPI Slaves	
<b>Figure 15-12:</b>	SPI Master Coupled to Two SSP Slaves	
Figure 15-13:	SSP Register Space	
Figure 15-14:	Single SSP Register Space	15-15
Figure 16-1:	PWM Register Space	
Figure 17-1:	SM501 Package Outline	
Figure 17-2:	Pinout for the SM501	
Figure 18-1:	Temperature Profile	
Figure 18-2:	PCI Clock Timing	
Figure 18-3:	PCI Clock to Output Timing	
Figure 18-4:	PCI Clock to Input Timing	
Figure 18-5:	PCI Bus Timing Diagram	
Figure 18-6:	XScale System DRAM (Master) Timing	
Figure 18-7:	XScale Read Timing	
Figure 18-8:	XScale Write Timing	
Figure 18-9:	SH4 System DRAM (Master) Timing	
Figure 18-10:	SH4 Read Timing	
Figure 18-11:	SH4 Write Timing	
Figure 18-12:	NEC System DRAM (Master) Timing	
Figure 18-13:	NEC DRAM (Slave) Timing	
<b>Figure 18-14:</b>	FDATA and DE Timing	
č	ů – Ever State Sta	

Figure 18-2	-15: FHSYNC and FVSYNC Timing	18-17
Figure 18-2	-16: USB Timing	18-18
Figure 18-1	-17: ZV Port Timing	18-19
Figure 18-1		
Figure 18-1	-	
Figure 18-2		
Figure 18-2	-	
Figure 18-2		
Figure 18-2		
Figure 18-2		
Figure 18-2	•	
Figure 18-2		

# **List of Tables**

Table 1	1-1:	SM501 Supported Host Interfaces and Memory Configurations	1-2
Table 1		Host Interface Pinout	
Table 1	1-3:	SM501 Display Data	
Table 1	1-4:	GPIO Strap Pins	
Table 1	1-5:	MMIO Base Addresses for Host Interface	
Table 2	2-1:	SM501 System Configuration Register Summary	
Table 2	2-2:	Programmable Clock Branches	
Table 3	3-1:	PCI Configuration Space Register Summary	3-1
Table 4	4-1:	Drawing Engine Register Summary	
Table 5	5-1:	Display Controller Register Summary	5-1
Table 6	6-1:	Command List Register Summary	6-3
Table 7	7-1:	USB Host Controller Driver Register Summary	7-2
Table 8	8-1:	USB Device Internal Register Summary	8-2
Table 8	8-2:	FIFO Register Address Map.	
Table 9		GPIO and I <sup>2</sup> C Register Summary	
Table 1	10-1:	ZV Port Register Summary	10-3
		AC97-Link and I <sup>2</sup> S Port Register Summary	
		8051 µ-Controller Register Summary	
		GPIO[15:0] in 16-bit and 12-bit Modes	
		DMA Controller Register Summary.	
		Software Flow Control Configuration Bits	
		UART0 and IrDA0 Register Summary	
		UART1 and IrDA1 Register Summary	
		Baud Rate Divisor	
		SSP Register Summary.	
		PWM Register Summary	
		Signal Summary for the SM501	
		Pin Descriptions	
		Absolute Maximum Ratings	
		Recommended Operating Conditions.	
		DC Characteristics	
		PCI Clock Timing Parameters	
		PCI I/O Timing Parameters	
		PCI Bus Timing Parameters (33 MHz)	
		XScale Timing Parameters	
		SH4 Timing Parameters	
		NEC MIPS Timing Parameters	
		USB Timing Parameters	
		ZV Port Timing Parameters	
		UART Timing Parameters	
		AC97-Link Timing Parameters	
Table 1		$I^2S$ Timing Parameters	18-24
- unit I	18-15		
		8051 Timing Parameters.	


# Introduction

## Overview

SM501 is a Mobile System-on-a-Chip (MSOC<sup>TM</sup>) device, packaged in a 297-pin BGA. Designed to complement needs for the embedded industry, it provides video and 2D capability. To reduce system cost a wide variety of included I/O is supported, including analog RGB and digital LCD Panel interfaces, 8-bit parallel interface, USB, UART, IrDA, Zoom Video, AC97 or I<sup>2</sup>S, SSP, PWM, and I<sup>2</sup>C. There are additional GPIO bits that can be used to interface to external devices as well.

The 2D engine includes a front-end color space conversion with 4:1 and 1:8 scaling support. The video engine supports two different video outputs (Dual Monitor), at 8-bit, 16-bit, or 32-bit per pixel and a 3-color hardware cursor per video output. The LCD panel video pipe supports a back-end YUV color space conversion with 4:1 and 1:2<sup>12</sup> scaling. A Zoom Video (ZV) port is also included to interface to external circuitry for MPEG decode or TV input.





## **Typical System Block Diagram**

SM501 supports a variety of interfaces to the Host CPU. For systems with a PCI bus, the SM501 may be attached directly to the PCI bus. For systems with the Intel XScale, Hitachi SH-4 or NEC MIPS  $V_R4122/4131$  CPU, the SM501 must be connected through a 32-bit SRAM-like memory interface directly to the CPU. The PCI bus interface and the memory interface use many of the same I/O pins, so their use is mutually exclusive.


The SM501 will support the following host interface and memory configurations:

#### Table 1-1: SM501 Supported Host Interfaces and Memory Configurations

Memory Type / Interface	Host Interface (PCI <i>or</i> memory)	Frame Memory Interface	
UMA <sub>CPU</sub>	32-bit	None	
UMA <sub>LOCAL</sub> or Frame	32-bit	32-bit	

Figure 1-2 shows a possible system configuration with the SM501 connected through a CPU SRAM-like memory interface.

#### Figure 1-2: Example System Diagram




### **UMA Architectures**

The SM501 supports three different system configurations, two of which are Unified Memory Architecture (UMA) where the system memory and frame buffer share the memory. Figure 1-3 shows the possible configurations.

Configuration A is a configuration without UMA and has the highest performance. The System SDRAM contains the system memory and the local SDRAM contains the frame buffer. The SM501 acts as a slave on the Host Bus Interface of the CPU. It controls the local SDRAM. The SM501 can also access the system SDRAM by acquiring the bus and act as a master.

Configuration B is an UMA architecture where the system SDRAM contains both the system memory and the frame buffer. The SM501 acts as a slave on the Host Bus Interface of the CPU. The CPU can burst to the system SDRAM as normal, and the SM501 can access the system SDRAM by acquiring the bus and act as a master. Bandwidth is very limited in this configuration since both the CPU and the SM501 compete for the same Host Bus Interface.

Configuration C is the preferred UMA architecture where the local SDRAM contains both the system memory and frame buffer. Since the local SDRAM bus runs at 150 MHz, there is more bandwidth in this configuration than in configuration B. The SM501 acts as a slave on the Host Bus Interface of the CPU.



#### Figure 1-3: System Configurations

## NAND Tree Scan Testing

The SM501 NAND Tree scan test circuit is designed for verifying the device being properly soldered to the board. It detects opened/shorted traces of a signal pin with a simple test pattern which, for this particular case, only ~200 vectors in length. The NAND Tree scan test circuit uses Combinational logic; therefore, no clock pulses are required during the testing.


#### **General Information**

The SM501 NAND Tree scan test circuit is a long chain of 2-input NAND gates. The first pin of the NAND chain is an input, the last pin of the chain is an output. In order to set up the SM501 for NAND Tree scan testing, program the Test pin to 0x1. All VDD pins and Analog pins RED, GREEN, BLUE, IREF, and Test pins are not included in the scan chain.

## **Internal Block Description**

As can be seen from Figure 1-4, the SM501 uses three major buses for internal communication. The HIF bus (32 bits wide) is used to read and write internal registers. A 128-bit wide data bus (MEM BUS2) is also provided to move data into and out of the Host CPU interface. A second 128-bit wide bus (MEM BUS1) is used to transfer data to and from the SM501's internal (or external) memory.

#### Figure 1-4: Internal Block Diagram



#### Host CPU Memory or PCI Interface

The SM501 supports two mutually exclusive modes of interfacing with the host CPU. The first option is to configure the SM501 as a memory-mapped device located off the host system's CPU to memory interface. In this case, the SM501 supports a 32-bit interface for commands/status and a 32-bit interface for data transfer. With a typical Intel XScale processor interface, this allows for a peak bandwidth of 400 MB/s.

For UMA designs, the SM501 supports an 8x32-bit memory cache at the host interface.

The second configuration option is to use the SM501 as a PCI device on a PCI bus. In this mode, the SM501 supports PCI-1X and 2X for a maximum bus throughput of 250 MB/s.

Table	1-2:	Host	Interface	Pinout
-------	------	------	-----------	--------

Host I/F CPU	SH7750/SH7751 Hitachi SH4	PXA250/PXA255 XScale	VR4122/VR4131 MIPS	PCI
RST#	RESET# RST# RST#		RST#	RST#
CA25	A25	A25	ADD25	FRAME#
CA24	A24	A24, BA	ADD24, BA	IRDY#
CA23	A23	A23, BA	ADD23, BA	TRDY#
CA22	A22	A22, MA12, BA	ADD22, MA12, BA	STOP#
CA21	A21	A21, MA11, BA	ADD21, MA11, BA	DEVSEL#
CA20	A20	A20, MA10	ADD20, MA10	C, BE3#
CA19	A19	A19, MA9	ADD19, MA9	C, BE2#
CA18	A18	A18, MA8	ADD18, MA8	C, BE1#
CA17	A17	A17, MA7	ADD17, MA7	C, BE0#
CA16	A16, BA	A16, MA6	ADD16, MA6	PAR
CA15	A15, BA	A15, MA5	ADD15, MA5	IDSEL
CA14	A14, MA12, BA	A14, MA4	ADD14, MA4	CLKRUN#
CA13	A13, MA11, BA	A13, MA3	ADD13, MA3	_
CA12	A12, MA10, BA	A12, MA2	ADD12, MA2	_
CA11	A11, MA9	A11, MA1	ADD11, MA1	_
CA10	A10, MA8	A10, MA0	ADD10, MA0	_
CA[9:2]	A[9:2], MA[7:0]	A[9:2]	ADD[9:2]	_
CD[31:0]	D[31:0]	D[31:0]	DATA[31:0]	AD[31:0]
INTR	INTR	INTR	SERR#	INTA#
HCS#	CS#	CS#	CS#	_
BS#	BS#	PWE#	WR#	_
HRDY#	RDY#	RDY#	IORDY	_
CPURD#	—	RD#	RD#	_
HCLK	CLK	CLK	CLK	CLK

Host I/F CPU	SH7750/SH7751 Hitachi SH4	PXA250/PXA255 XScale	VR4122/VR4131 MIPS	PCI
HCKE	—	SDCKE[1]	CKE	_
MCS#[1:0]	MEMCS#[1:0]	MEMCS#[1:0]	ROMCS[1:0]	_
HWE#	MEMWR#, WR#	MEMWR#, WR#	WR#	_
HRAS#	MEMRAS#	MEMRAS#	RAS	_
HCAS#	MEMCAS#, #RD	MEMCAS#, #RD	CAS	_
BE[3:0]	MEMDQM#[3:0], WE#[3:0]	MEMDQM#[3:0], WE#[3:0]	WR#	
BREQ#	BREQ#	BREQ#	HLDRQ#	REQ#
ACK#	ACK#	ACK#	HLDAK#	GNT#

#### Table 1-2: Host Interface Pinout (Continued)


#### Hitachi SH4

When the SM501 is hooked up to the Hitachi SH4 host bus, it can run in two different host interface modes:

- 1. In Master mode: SDRAM mode.
- 2. In Slave mode: Byte Control SRAM mode.

Figure 1-5 shows a typical system-level hookup between the SM501 device and the Hitachi SH4.

#### Figure 1-5: Hitachi SH4 to the SM501 Bus Interface



#### **Design Notes:**

- 1. During the SM501 Bus Master mode, because the SH4 always drives the SDRAM clock, the timing for the SDRAM signals being driven by the SM501 (CAS#, RAS#, WE#, data, etc.) must reference the memory MDCLK input and meet the memory specifications.
- 2. In the SM501 Slave mode, the SH4 CPU drives RD/WR# (WE#) for the SM501 and SDRAM. In Bus Master mode, the SM501 drives this line.
- 3. The SH4 supports up to 64 MB with each chip select. Depending on the memory size and configuration, address [14:12] can be used for the bank address or the memory address. The design shown in Figure 1-5 supports two groups of 64MB memory.
- 4. The SM501 works as a byte-enable SRAM with the SH4. The SH4 supports byte-enable SRAM only with CS1 or CS4.
- 5. The SH4 can be programmed for 4-level or 16-level interrupts. The SM501 interrupt output can be connected to one of the 4-level interrupt inputs, depending on the system and software designs. To connect to a 16-level interrupt, an external circuit is required.


#### XScale

When the SM501 is hooked up to the XScale host bus, it can run in two different host interface modes:

- 1. In Master mode: SDRAM mode.
- 2. In Slave mode: SRAM-like Variable Latency I/O mode.

Figure 1-6 shows a typical system-level hookup between the SM501 device and the PXA250 or PXA255 processor.

Figure 1-6: Intel XScale (PXA250/255) to the SM501 Bus Interface



#### **Design Notes:**

1. In Bus Master mode, the SM501 drives the clock to SDRAM, and the CPU must 3-state the clock line. In Slave mode, the CPU drives the clock to both the SM501 and SDRAM.

- 2. The XScale processor only has one 3-stateable SDRAM CS line. Thus the SM501 can support only one group of SDRAMs in Bus Master mode.
- 3. According to the XScale specification, SDRAM must use SDCLK2 or SDCLK1. The variable latency I/O must use either SDCLK0 (synchronous) or no clock. Because the SM501 has to drive the SDRAM clock on the same line, SDCLK1 is used.
- 4. According to the XScale specification, the variable latency I/O device can use one of nCS[5:3] as the chip select.
- 5. The XScale processor does have a dedicated interrupt input. Use one of GPIO[5:2] and configure the selection as an interrupt via software.


#### NEC V<sub>R</sub>4122/4131 MIPS

When the SM501 is hooked up to the NEC  $V_R$ 4122/31 MIPS host bus, it can run in two different host interface modes:

- 1. In Master mode: SDRAM mode.
- 2. In Slave mode: LCD Controller mode.


Figure 1-7 shows a typical system-level hookup between the SM501 device and the NEC  $V_R4122/31$  MIPS processor.

Figure 1-7: NEC MIPS to the SM501 Bus Interface



#### PCI Bus

Figure 1-8 shows a typical system-level hookup between the SM501 device and the PCI bus.





#### Command Interpreter / Command List Processor

This module is provided as an aid to the graphics controller and is used to move data from system memory to the graphics engine, executing a "Command List" placed in the shared memory. The Command Interpreter is capable of making decisions (such as a branch to another part of memory) and wait for events or conditions inside other modules.

#### Zoom Video Port

The SM501 includes a Zoom Video (ZV) port to allow the use of external MPEG decoders for DVD playback, external TV tuners, etc. This interface supports the YUV 4:2:2, YUV 4:2:2 with byte swap and RGB 5:6:5 data formats. The standard ZV port uses an 8-bit interface at 50MHz. However, if desired, an extra 8 bits in the GPIO interface may be used to interface to ICs that only support a 16-bit ZV interface. ZV inputs up to 65 MHz are acceptable.

Note that the ZV input to video display path is as follows: ZV port  $\rightarrow$  capture  $\rightarrow$  frame buffer  $\rightarrow$  video scalar  $\rightarrow$  display. The capture portion supports a 1:1 or 2:1 reducing. In addition, the video scalar will allow arbitrary scaling from 1:1 to 4:1 on shrinking and 1:1 to 1:2<sup>12</sup> on expansion; however, the quality of the expansion will be degraded beyond 1:8. This will easily allow 4:3 and 16:9 conversion, full screen PAL, and picture-in-picture.

#### 2D Engine

The SM501 provides industry-leading 2D acceleration through the combination of an optimized 128-bit 2D drawing engine and a high bandwidth link to local frame memory. The 2D engine also contains a command

interpreter (an enhanced DMA engine) that can intelligently fetch operands out of the frame buffer at up to 600MB/s. The command interpreter can conditionally branch to another location in memory, wait for status from another module, etc. as it fetches and interprets commands.

The 2D drawing engine also contains a color space conversion unit. The color space conversion unit allows for direct translation from many YUV formats into RGB. The 2D drawing engine also contains a bi-linear scalar, which supports 4:1 shrink and  $1:2^{16}$  stretch.

As noted previously, the SM501 supports frame memory in UMA, and local 32-bit modes. With 32 bits of SDRAM memory running at 150 MHz, the SM501's DMA engine has 600MB/s of memory bandwidth to use for fetching 2D operands and data. (The UMA solution's performance is dependent on the host system's topology.) This high memory bandwidth allows the 2D engine to run at full speed without costly waits or pipeline stalls from the frame buffer.

The 2D drawing engine understands the following commands:

- 1. BitBlt (from system/local memory to system/local memory) with 256 raster operations. Pattern is selectable between 8x8 monochrome pattern, 8x8 color pattern or another surface located in either system or local memory.
- 2. Transparent BitBlt with the same capabilities as the previous command, but only the source or destination can be transparent (either ColorKey or ChromaKey).
- 3. Alpha BitBlt with a constant alpha value.
- 4. Rotation BitBlt for any block size. This feature allows high speeds conversion between landscape and portrait display without the need for special software drivers. (90°, 180°, 270°.)
- 5. YUV to 16-bit/32-bit RGB Blt conversion with  $1:2^{16}$  stretch or 4:1 shrink to provide high speeds video in common format.
- 6. Auto-wrapping for smooth scrolling support for navigational or other data.
- 7. Support for tiled memory to optimize performance for 2D operations and rotation.

As noted previously, the 2D Drawing Engine has a 150MHz clock and a 128-bit wide memory access path. With 8-bpp colors, the 2D engine can process 2400M pixels/s, and with 16-bpp the 2D engine can process 1200M pixels/s.

#### Performance

By using a UMA architecture, the number of operations required by the graphics driver is less because there is no need to transfer data between host bitmaps and device bitmaps – they are the same in a UMA architecture.


Also, both the Command Interpreter and the Color Space Conversion with Scaling will reduce the CPU utilization considerably – in the order of a 50% reduction. The reason behind this reduction is that the CPU does not have to convert the YUV color space into a RGB color space and the CPU does not have to wait until the drawing engine is finished.

Also, a sophisticated Command Interpreter algorithm can reduce the number of operations by looking into the command list for instructions still to be scheduled and combine certain instructions into one instruction.

#### Video Display Layers

As shown in Figure 1-9, the SM501 supports seven layers of display frames (2x hardware cursor, primary graphics, video, video alpha, alpha, and secondary graphics).

#### Figure 1-9: Video Layers and Data Processing



#### Layer #7: Secondary Hardware Cursor

To display a cursor on the analog output for multi-monitor function.

• One single 64x64 pixel cursor 2-bpp color [1:0] (00=transparent, 01=color0, 10=color1, 11=color2), is mapped into a 32-bit RGB 8:8:8 color map.

#### Layer #6: Secondary Graphics

To display text or drawings on the analog output (CRT) for multi-monitor function.

- 8-bpp (index into RGB 8:8:8 lookup table).
- 16-bpp RGB 5:6:5.
- 32-bpp RGB 8:8:8.

#### Layer #5: Primary Hardware Cursor

To display a cursor on the digital output.

• One single 64x64 pixel cursor 2-bpp color [1:0] (00=transparent, 01=color0, 10=color1, 11=color2), is mapped into a 32-bit RGB 8:8:8 color map.

#### Layer #4: Alpha

To alpha-blend and/or color-key an image on top of the Primary Graphics and Video layer outputs.

- 16-bpp (4-bit alpha, 4-bit Red, 4-bit Green, 4-bit Blue) or RGB 5:6:5.
- 16-bit transparency register (with 16-bit RGB 5:6:5 mode); if a color matches the register's value it is transparent.
- 4-bit planar blending register (in 16-bit RGB 5:6:5 mode only) to blend all pixels on the plane (that are non-transparent) to one planar alpha value.

#### Layer #3: Video Alpha

To alpha-blend and/or color-key an image on top of the Video layer output.

- Supports bi-linear scale up or down.
- 8-bpp (4-bit alpha, 4-bit index color), or 8-bit index (index into RGB 8:8:8 lookup table).
- 16-bpp (4-bit alpha, 4-bit Red, 4-bit Green, 4-bit Blue) or RGB 5:6:5.
- 8-bit transparency register (with 8-bit index), or 16-bit transparency register (with 16-bit RGB 5:6:5 mode); if a color matches the register's value it is transparent.
- 4-bit planar blending register (in 16-bit RGB 5:6:5 mode only) to blend all pixels on the plane (that are non-transparent) to one planar alpha value.

#### Layer #2: Video

To overlay video image or graphics on top of Primary Graphics layer.

- Supports bi-linear scale up or down.
- 8-bit index (index into RGB 8:8:8 lookup table).
- 16-bpp RGB 5:6:5 or YUV 4:2:2.
- 32-bpp RGB 8:8:8.

#### Layer #1: Primary Graphics

To display text or drawings on the primary output (LCD panel).

- Support smooth scrolling and auto-wrapping.
- 8-bit index (index into RGB 8:8:8 lookup table).
- 16-bpp RGB 5:6:5.
- 32-bpp RGB 8:8:8.
- 8-bit (with 8-bit index), 16-bit (with 16-bit RGB 5:6:5), or 32-bit (with 32-bit RGB 8:8:8) color key register. If the color value matches the register's value, the color is transparent and the pixel from the Primary Video layer will be shown instead.

#### Terminology

Some definitions of terms used above:

**bpp** – bits per pixel.

**RGB** – Red, Green, Blue.

RGB 5:6:5 – 16-bit color mode, where Red has 5 bits, Green has 6 bits, and Blue has 5 bits.

**RGB 8:8:8** – 32-bit color mode, where Red has 8 bits, Green has 8 bits, and Blue has 8 bits. The upper 8 bits are unused.

**Alpha** – A means of blending two layers together. The fundamental equation is  $(\alpha * c) + (1 - \alpha) *$  (original pixel), where *c* is the 4-bit color that points into the 18-bit lookup table. In practical terms, 4-bit alpha blending means that for two given display layers, one layer is dominant (e.g. video layer) and the other layer (e.g. video alpha) has 16 levels of transparency from 100% to 0% that may be applied to the colors in that layer.

**LUT** – Lookup table; a means to map an 8-bit color index into a 24-bit color space, thus a smaller number of simultaneous colors (8-bit) but with a wide range of colors (24-bit) to choose from.

#### **Display Resolution**

The SM501 supports display resolutions up to  $1280 \times 1024$ . 16:9 formats in this range (e.g.  $800 \times 480$ ,  $1024 \times 600$ , and  $1280 \times 768$ ) are supported. Note that there are trade-offs between the maximum resolution, the number of active video layers, and the frame memory choice.

#### Dual Display

The SM501 supports Dual Display, i.e. two different displays of the same or different resolutions.

As can be seen in Figure 1-9, only the panel pipe supports the video and alpha planes. However, since these planes need to fetch data from the frame buffer memory as well, there might not be enough bandwidth to enable the video and alpha planes in Dual Display mode.

In order to display video on the panel pipe in Dual Display mode and on the CRT pipe in any mode, the 2D Engine's Color Space Conversion and Stretching functionality should be used.

#### LCD Panel

The SM501's LCD logic block will drive an 18-bit or 24-bit TFT panel directly. 12-bit CSTN panels are also supported, and a dithering engine will support them to an effective 18-bit resolution. The maximum supported panel size is 1280 x 1024. Panel power sequencing is also provided through either hardware or software control.

Figure 1-10 shows a typical interface between the SM501 and a 24-bit TFT panel. Note the following with regards to this interface:

- 1. The timings of VDEN, FPEN, and BIAS are fully controlled by software.
- 2. The TFT panel does not use Vbias. The BIAS control used here controls the On/Off switch of the backlights. Program its timing so backlight is on after 12V is applied to the inverter.
- 3. The SM501 provides three PWM signals that can be used to control brightness.

#### Figure 1-10: Typical 24-bit TFT Panel Interface




Figure 1-11 shows a typical interface between the SM501 and an 18-bit TFT panel.

Figure 1-11: Typical 18-bit TFT Panel Interface




Figure 1-12 shows a typical interface between the SM501 and a 24-bit LVDS transmitter.

Figure 1-12: Typical 24-bit LVDS Interface (DS90C385)




Table 1-3 compares the display data between the TFT panel, LVDS, and digital out.

Table	1-3:	SM501	Display Data
-------	------	-------	--------------

	TFT Panel		LVDS	Digital Out <sup>1</sup>								
	24-bit TFT <sup>2</sup>	18-bit TFT	DS90C385	1st Clock	2nd Clock							
GPIO63				G2	R4							
GPIO62				G1	R3							
FP23	R7	R5	TXIN5									
FP22	R6	R4	TXIN27									
FP21	R5	R3	TXIN6									
FP20	R4	R2	TXIN4									
FP19	R3	R1	TXIN3									
FP18	R2	R0	TXIN2									
GPIO61	R1		TXIN1	G0	R2							
GPIO60	R0		TXIN0	B4	R1							
FP15	G7	G5	TXIN11									
FP14	G6	G4	TXIN10									
FP13	G5	G3	TXIN14									
FP12	G4	G2	TXIN13									
FP11	G3	G1	TXIN12									
FP10	G2	G0	TXIN9									
GPIO59	G1		TXIN8	B3	R0							
GPIO58	G0		TXIN7	B2	G5							
FP7	B7	B5	TXIN17									
FP6	B6	B4	TXIN16									
FP5	B5	B3	TXIN22									
FP4	B4	B2	TXIN21									
FP3	B3	B1	TXIN20									
FP2	B2	B0	TXIN19									
GPIO57	B1		TXIN18	B1	G4							
GPIO56	B0		TXIN15	TXIN15 B0 C								
GPIO55				2X	Pixel Clock							

1. For Digital Out, program bit 25 of the Miscellaneous Control Register at offset 0x4 to 0 and bits [31:23] of the GPIO[63:32] Control Register at offset 0xC to 0x1FF.

2. For 24-bit TFT, program bit 25 of the Miscellaneous Control Register at offset 0x4 to 1 and bits [29:24] of the GPIO[63:32] Control Register at offset 0xC to 0x3F.

#### Analog RGB (Analog LCD or CRT)

The analog RGB block contains a 24-bit DAC (RGB 8:8:8) to drive an external analog RGB interface. The 200MHz DAC will easily support the maximum resolution of 1280 x 1024.

#### Internal or External Memory

The SM501's advanced 2D and video capabilities, when combined with a large fully-functioned display can require a high memory bandwidth. However, this higher graphics performance comes at a higher cost. Each system designer must carefully trade-off considerations of cost, performance, display resolution, number of display planes, etc. to arrive at the optimal system design for their application. To work well in a broad variety of applications, the SM501 supports the use of two different memory interfaces.

For lower cost applications willing to accept the trade-offs of lower performance, lower display resolution and/or fewer display planes, the SM501 supports a Unified Memory Architecture (UMA) model. In the UMA model, the host processor has no local memory. Therefore all host memory is shared with frame buffer memory with the commensurate performance impacts. However, for systems willing to accept lower resolution panels, the UMA design can provide for a very low cost solution.

For higher performance applications, the SM501 supports the use of an external 32-bit frame buffer. When using a 32-bit frame buffer, the SM501 uses a 2-64 MB external memory interface that will work with SDRAM. A data bus width of 32-bit provides a memory bandwidth of 600MB/s (SDRAM @ 150MHz). In this case, the SM501 supports a 32-bit interface to the host processor (either via PCI or the host memory interface).

For designs using frame buffers, the SM501 also allows the use of 16MB to 64MB SDRAM internal to the SM501 MCB package. This allows minimal footprint impact to the system design as well as minimizing the layout and electrical constraints associated with using external SDRAM memory.

#### GPIO

The SM501 provides 64 bits of GPIO. 57 of these bits are multiplexed and may be used to support special features or used to support standard GPIO under software control. Bits 48-54 of GPIO can be programmed as an interrupt input from external devices.

Figure 1-13 shows the layout of the GPIO bits as well as the multiplexing capabilities.

6	3						55	54		48	47	46	45	4	11	40	3	37:	36	32	31	29	28	2	24	23		1	16	15		12	2 11	I			0
F	PD	Z١	Digi / Po a [1	ort	15:	8]/	1:0]		PIO 7x)		l <sup>2</sup>	<sup>2</sup> C	Irl	ART1 DA1, SP1				)/ )	SSF	<b>&gt;</b> 0	PV (3	VM Sx)	AC	C Linl I <sup>2</sup> S	</td <td>ZVI</td> <td>Por</td> <td>t [7</td> <td>:0]</td> <td>805 Pi Int</td> <td>aral terfa</td> <td>lel</td> <td>0</td> <td>051</td> <td>-bit erfa</td> <td>Para ce</td> <td>allel</td>	ZVI	Por	t [7	:0]	805 Pi Int	aral terfa	lel	0	051	-bit erfa	Para ce	allel

#### Figure 1-13: GPIO Layout

The following sections define the special features of the GPIO.

#### 8051 µ-Controller

The SM501's 8051  $\mu$ -controller can be programmed to use its 8-bit parallel interface with control signals to follow any protocol (GPIO bits 0-15). The maximum speed of the 8051  $\mu$ -controller is 80 MHz.

#### ZV Port

Most ZV-compatible ICs support an 8-bit wide ZV port. The SM501 includes this functionality using GPIO pins 16-23. However, some ICs may only support a 16-bit ZV interface. To support these ICs, GPIO bits 56-63 may be used to add the extra 8 bits to the ZV interface.

Note: The upper 8 bits (bits 56-63) are multiplexed with the Digital CRT and Flat Panel Data [17:16,9:8,1:0].

#### AC Link / I<sup>2</sup>S

The SM501 provides an AC Link interface on GPIO bits 24-28. This is a standard 48kHz AC Link interface that interfaces to an AC97 CODEC.

If a higher quality audio solution is required, the SM501 includes an  $I^2S$  interface that can be used instead of the AC97 interface. The GPIO bits are multiplexed with the AC Link interface.

For enhanced audio playback using DMA, the 8051  $\mu$ -controller can be used. The audio data is transferred into the 8051  $\mu$ -controller SRAM using the DMA engine, and the 8051  $\mu$ -controller will copy the data to the AC Link interface one per clock.

#### **PWM Interface**

Three independent PWM outputs (bits 29-31 of GPIO) are provided for generic use. Each output has its own control register. Two PWMs have each three independently selectable frequencies. The third PWM has three selectable frequency multiples that are synchronized to the video SYNC signal.

#### SSP Interface

The SM501 provides 2x5 special bits (bits 32-36 and 41-45 of GPIO) to act as an SPI-like interface to support external ICs such as CAN controllers.

Note: Bits 41-45 (SSP1) are multiplexed with UART1 bits.

#### **UART Interface**

Two generic 16750 compatible serial ports (bits 37-45 of GPIO) are provided. Both UARTs include RD, TD, CTS, and RTS.

Note: Bits 37-45 (UART[0-1]) are multiplexed with the SSP1 and IrDA bits.

#### IrDA

The IrDA controller (bits 37-45 of GPIO) is standalone and supports data transfer of up to 115kb/s. It adheres to the SIR protocol.

**Note:** These bits are multiplexed with UART[0-1] and SSP1.

#### I<sup>2</sup>C Interface

The SM501 supports one  $I^2C$  interface (bits 46-47 of GPIO). The interface is master mode with 7-bit addressing. Speeds up to 400kb/s (Fast mode) are supported.

#### Digital TV Encoder Interface

The SM501 supports an 8-bit digital RGB output (bits 55-63 of GPIO) to hook up to external TV encoders.

Note: These bits are multiplexed with ZV Port [15:8] and Flat Panel Data [17:16,9:8,1:0].

#### Strap Pins

GPIO pins 0 through 7 and 12 through 15 control the power-on configuration for the SM501 according to Table 1-4.

Pin	Default Strapping	Description
GPIO0	Pulled-down	Bus selection: 0: Host Bus. 1: PCI.
GPIO[2:1]	Pulled-down	Host Bus selection: 00: Hitachi SH3/SH4 host bus. 01: Intel XScale PXA250/PXA255 host bus. 11: NEC MIPS V <sub>R</sub> 4122/V <sub>R</sub> 4131 host bus.
GPIO3	Pulled-down	Clock select: 0: Internal PLL. 1: External test clock.
GPIO4	Pulled-down	Ready polarity for Hitachi SH series CPU: 0: Active low. 1: Active high.
GPIO[6:5]	Pulled-down	Local memory column size: 0x: 256 words. 10: 512 words. 11: 1024 words.
GPIO7	Pulled-down	Clock divider reset control: 0: Do not reset clock divider. 1: Reset clock divider.
GPIO12	Pulled-down	Embedded memory control: 0: Use embedded memory. 1: Do not use embedded memory.
GPIO[15:13]	Pulled-down	Local memory size select: 000: 4MB. 001: 8MB. 010: 16MB. 011: 32MB. 100: 64MB. 101: 2MB.
GPIO31, GPIO29	Pulled-down	XScale Host Clock Input Source 00: From internal clock generated by internal PLL 01: From HCLK pin. 1x: From GPIO30 pin.

#### Table 1-4: GPIO Strap Pins

#### Flat Panel Data

The SM501 supports a native 18-bit panel interface, which can be extended to 24-bit by using GPIO bits 55-60. See the section entitled "Video Layers and Data Processing" on page 14 for a detailed list of how the 24-bit panel interface is connected.

Note: These bits are multiplexed with Digital TV Encoder and ZV Port [15:0].

## USB Controllers

The SM501 supports one USB 1.1 compliant port. It is shared between the host controller and the device controller (ownership is software programmable).

**Host Controller:** OHCI compliant USB host controller. This module is sourced from the leading supplier of USB cores and it is compatible with existing software drivers shipping on all modern Operating Systems. The controller has its own DMA engine and bus arbitration mechanisms for increased performance and ease of use.

**Device Controller:** USB device controller supports 3 endpoints. This Generic Device implementation can be fully configurable through a base driver/application running the host CPU. The main function for the device controller is connecting to a PC for file transfers/downloads.

#### DMA Controller

The SM501 supports a 2-channel DMA controller than can move data between 8051 SRAM and either memory bus or it can move data from one memory bus to another memory bus.

The two channels of the DMA controller are dedicated:

- 1. Channel 1 is used to transfer data between both memory busses and the 8051 μ-controller data SRAM.
- 2. Channel 2 is used to transfer data between or within memory buses.

#### Interrupt Controller

The SM501 has only one interrupt to the host bus. This means all internal interrupts are shared without priority.


One interrupt status register specifies which module(s) generated the interrupts and the software drivers are responsible for clearing the interrupt at the source. The Host Interrupt remains asserted as long as there is any bit set in the System Interrupt Status register.

For example, if the USB Host generated an interrupt, then the USB Host Interrupt Pending bit is set in the System Interrupt Status register. If the USB Host Interrupt Mask bit is set in the System Interrupt Mask register, then the SM501 asserts the Host Interrupt line. The operating system finally redirects the interrupt routine to the USB Host driver. The USB Host Driver reads the System Interrupt Status register and determines it has to service the USB Host. It then reads the USB Host Interrupt Status register, performing the requested tasks, and clears the interrupt in the USB Host register. If there are no more interrupt bits set in the System Interrupt Status register, the SM501 will deassert the Host Interrupt line.

#### **Clock Control**

The SM501 has one oscillator input and two external clock inputs. Figure 1-14 shows the clock tree for the SM501.

#### Figure 1-14: Clock Tree



#### **Power Management**

Figure 1-15 shows the possible power states the SM501 supports.


During power-on reset, the SM501 comes up in a predefined state with all I/O turned off, and running the lowest possible clock. The software is responsible for programming the Mode 0 power state to the requested state after power-on and transition into the Mode 0 power state.

The Mode 0 and Mode 1 power states are the same and fully under software control. Whenever the software decides that the SM501 must go into a different state, the software programs the non-active power state and transitions into that state. This way there are an infinite number of power states supported by software and makes power management very flexible.

The Sleep power state puts the SM501 into a sleep mode. In this mode the SDRAM is put into self-refresh mode, and the crystal and PLL circuits are turned off. The GATE\_HOST\_CLK input pin is asserted by the

system integrator to turn off the host clock inside the SM501 in order to reduce power consumption even further if the system integrator decides to do so.

# Figure 1-15: Power State Diagram




**Note:** The System Control registers are clocked in the Host clock domain and even shutting off the crystal and PPL circuits does not keep the System Control registers and the host bus from functioning. This way the software is always able to wake up the SM501 from sleep mode. In order to reduce even more power, the GATE\_HOST\_CLK input pin should be used for gating the host clock.

# Memory Map and Register Space

The memory map is a 64MB chunk divided into two chunks: a local memory space that includes the frame buffer and a memory mapped I/O space. The size of the local memory depends on the amount of internal or external memory attached, which may be in the range of 2MB to 64MB. MMIO space contains the SM501 register set. The Local Memory contains the actual frame buffer, 2D command lists, or any other data that can be directly accessed by tone of the SM501's functional blocks.






#### **MMIO Space**

The MMIO space contains the SM501 register set and is divided into separate 64kB blocks that hold the registers for each individual functional block of the SM501. If a functional block requires a data port to fill its FIFO, a separate 64kB block will be specified for the data port.

Figure 1-17 shows the MMIO space. Note that the addresses are offsets from the MMIO base address. The MMIO base address is dependent upon which host processor is being used. Refer to Table 1-5 on page 29 for the different addresses.

#### Figure 1-17: MMIO Space



# MMIO Addressing

For different bus interfaces, the MMIO address is decoded differently. Table 1-5 lists the different MMIO addresses for all possible host interfaces. Note that for the NEC MIPS Host Interface, the MMIO address can

be programmed to be moved from 30MB (0x1E00000) to 62MB (0x3E00000) if a newer version of NEC MIPS supports 64MB I/O spaces instead of 32MB.

Host I/F	MMIO Address (MMIO_base address)						
	Power-Up	Programmable					
Hitachi SH4	0x3E00000	N/A					
Intel XScale	0x3E00000	N/A					
NEC MIPS	0x1E00000	0x3E00000					
PCI	N/A	PCI_CONFIG_14					

#### Table 1-5: MMIO Base Addresses for Host Interface

#### SM501 MSOC™ Databook Preliminary

# **System Configuration**

# **Functional Description**

The SM501 has only one interrupt to the host bus. All internal interrupts are shared without priority.

# **Operational Register Descriptions**

The SM501 System Configuration Registers are located at base address MMIO\_base+0x0000000, and contains 28 configuration registers. Every register is 32-bit DWORD aligned with offset addresses from 0x00 to 0x68. Not all of them are 32 bits wide; but if not specified, it should be reserved, and read as defaults. Most of them are software programmable, i.e. both write and read, but some of them are set by hardware and should be read only.

Figure 2-1 shows how this 64kB region in the MMIO space is laid out. It contains the System Configuration registers that are clocked from the Host Bus domain, so they are always available as long as there is a host clock, even when all other internal blocks are turned off.




Figure 2-1: System Configuration Register Space

# Summary of SM501 Configuration Registers

Table 2-1 shows the System Configuration Register offsets and general functions (Base Address: MMIO\_base).

Table	2-1:	SM501	System	Configuration	<b>Register Summary</b>
-------	------	-------	--------	---------------	-------------------------

Address Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value <sup>2</sup>	Register Name
Configuration '	1			
0x000000	R/W	32	0b0000.0000.XX0X.X0XX. 0000.0000.0000.00	System Control
0x000004	R/W	32	0b0000.0000.0000.00X0. 0001.0000.XXX0.0XXX	Miscellaneous Control
0x000008	R/W	32	0x0000000	GPIO <sub>31:0</sub> Control

# Table 2-1: SM501 System Configuration Register Summary (Continued)

Address Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value <sup>2</sup>	Register Name	
0x00000C	R/W	32	0x0000000	GPIO <sub>63:32</sub> Control	
0x000010	R/W	32	0bX000.0111.1111.0001. XXXX.X111.1100.0000	DRAM Control	
0x000014	R/W	32	0x05146732	Arbitration Control	
Command List					
0x000024	R	32	0000.0000.000X.XXXX. XXXX.X000.0000.0XXX	Command List Status	
Interrupt/Debug	l	·			
0x000028	R	32	0x0000000	Raw Interrupt Status	
0x000028	W	32	0x0000000	Raw Interrupt Clear	
0x00002C	R	32	0x0000000	Interrupt Status	
0x000030	R/W	32	0x0000000	Interrupt Mask	
0x000034	R/W	32	0x0000000	Debug Control	
Power Manager	nent				
0x000038	R	32	0x00021807	Current Gate	
0x00003C	R	32	0x2A1A0A09	Current Clock	
0x000040	R/W	32	0x00021807	Power Mode 0 Gate	
0x000044	R/W	32	0x2A1A0A09	Power Mode 0 Clock	
0x000048	R/W	32	0x00021807	Power Mode 1 Gate	
0x00004C	R/W	32	0x2A1A0A09	Power Mode 1 Clock	
0x000050	R/W	32	0x00018000	Sleep Mode Gate	
0x000054	R/W	32	0x0000000	Power Mode Control	
Configuration 2					
0x000058	R/W	32	0x0000000	PCI Master Base Address	
0x00005C	R/W	32	0b0000.0000.0000.0000. 0000.0000.0000.0	Endian Control	
0x000060	R	32	0x050100A0	Device Id	

	Table 2-1:	SM501 Sy	stem Configuration	Register Summa	ry (Continued)
--	------------	----------	--------------------	----------------	----------------

Address Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value <sup>2</sup>	Register Name
0x000064	R	32	0x0000000	PLL Clock Count
0x000068	R/W	32	0x00090900	Miscellaneous Timing
0x00006C	R	32	0x0000009	Current System SDRAM Clock


1. Refer to Table 1-5 on page 1-29 for MMIO\_base values depending on the CPU.

2. In the reset values, "X" indicates don't care.

# **Configuration 1 Register Descriptions**

The Configuration registers control the way the SM501 chips operates. Figure 2-2 shows the layout of the configuration registers in Configuration Register Space 1.

Figure 2-2: Configuration Register Space 1



# System Control

Read/Write

 $MMIO_base + 0x000000$ 

Power-on Default

0b0000.0000.xx0x.x0xx.0000.0000.0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MS /W	BE R/W	CsB R	Re	es	BM R/W	Lat R/W	PS R	VS R	Res	2E R	2B R	Res	CS R	ZvS R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BrE R/W	Res		ort W	Lck R/W		Res		Rty R/W	Clk R/W	Bi R/		Res	CT R/W	MT R/W	PT R/W

Bit(s)	Name	Description									
31:30	DPMS	31:30	31:30 Vertical Sync Horizontal Sync								
		00									
		01	Pulsing	Not pulsing							
		10	Not pulsing	Pulsing							
		11	Not pulsing	Not pulsing							
29	BE	PCI Bur 0: Disab 1: Enab									
28	CsB	Color Space Conversion Status. This bit is read-only. 0: Idle. 1: Busy.									
27:26	Res	These bits are reserved.									
25	BM	PCI Burst Master Control. 0: Stop PCI bus master. 1: Start PCI bus master.									
24	Lat	PCI Late 0: Enabl 1: Disab									
23	PS	Panel S 0: Norm 1: Flip p									
22	VS	Video S 0: Norm 1: Flip p	tatus. This bit is read-only. al. ending.								
21	Res	This bit	is reserved.								
20	2E	2D Engine FIFO Status. This bit is read-only. 0: FIFO not empty. 1: FIFO empty.									
19	2B	2D Engine Status. This bit is read-only. 0: Idle. 1: Busy.									
18	Res	This bit	is reserved.								

Bit(s)	Name	Description
17	CS	CRT Status. This bit is read-only. 0: Normal. 1: Flip pending.
16	ZvS	<ul><li>ZV-Port Status. This bit is read-only.</li><li>0: Normal.</li><li>1: Vertical sync detected.</li></ul>
15	BrE	PCI Burst Read Enable. The BE bit must be enabled as well for this bit to take effect. 0: Disable. 1: Enable.
14	Res	This bit is reserved.
13:12	Abort	Drawing Engine Abort. 00: Normal. 11: Abort 2D engine.
11	Lck	Lock PCI Subsystem. 0: Unlocked. 1: Locked.
10:8	Res	These bits are reserved.
7	Rty	PCI Retry Enable. 0: Enable. 1: Disable.
6	Clk	PCI Clock Run Enable. 0: Disable. 1: Enable.
5:4	BrS	PCI Slave Burst Read Size. 00: 1 32-word. 01: 2 32-bit words. 10: 4 32-bit words. 11: 8 32-bit words.
3	Res	This bit is reserved.
2	СТ	CRT Interface 3-State. 0: Normal. 1: 3-state.
1	MT	Local Memory Interface 3-State. 0: Normal. 1: 3-state.
0	PT	Panel Interface 3-State. 0: Normal. 1: 3-state.

## **Miscellaneous Control**

Read/Write

MMIO\_base + 0x000004

Power-on Default

0b0000.0000.0000.00x0.0001.0000.xxx0.0xxx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ad /W		BClk W	SSP R/W	Lat R/W	FP R/W	Freq R/W	Res		resh W		Hold R/W		SH R/W	ll R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PLL R/W	Ga R/	ap W	DAC R/W	MC R/W	BL R/W	USB R/W	LB R/W	CDR R G7	F	est ₹ T0	VR R/W	Clk R G3	G	Bus R 62 G1 G	0

Bit(s)	Name	Description
31:30	Pad	PCI Pad Drive Strength. 00: 24 ma. 01: 12 ma. 10: 8 ma.
29:28	USBClk	USB Clock Select. 00: Generated by crystal. 10: Generated by 96MHz host clock. 11: Generated by 48MHz host clock.
27	SSP	UART1/SSP1 Select. 0: UART1. 1: SSP1.
26	Lat	8051 Latch Enable for Address[11:8]. 0: Disable. 1: Enable.
25	FP	Flat Panel Data Select. 0: 18-bit. 1: 24-bit.
24	Freq	Crystal Frequency Select. 0: 24MHz. 1: 12MHz.
23	Res	This bit is reserved.
22:21	Refresh	Internal Memory Refresh Control. 00: Refresh every 8µs. 01: Refresh every 16µs. 10: Refresh every 32µs. 11: Refresh every 64µs.
20:18	Hold	Bus Hold Time. 000: Hold bus until command FIFO is empty. 001: Hold bus for 8 transactions. 010: Hold bus for 16 transactions. 011: Hold bus for 24 transactions. 100: Hold bus for 32 transactions.
17	SH	<ul> <li>Hitachi Ready Polarity. This bit is determined by the GPIO4 pin at reset.</li> <li>0: (1) For SH series CPU, Active Low</li> <li>(2) For strapped SA1110 mode, the SRAM write shared with the SDRAM write.</li> <li>1: (1) For SH series CPU, Active high.</li> <li>(2) For strapped SA1110 mode, the SRAM write is separated from the SDRAM write</li> </ul>

Bit(s)	Name	Description
16	11	Interrupt Inverting. 0: Normal. 1: Inverted.
15	PLL	PLL Clock Count. 0: Disable. 1: Enable.
14:13	Gap	DAC Band Gap Control. 00: Default.
12	DAC	DAC Power Control. 0: Enable. 1: Disable.
11	MC	USB Slave Controller. 0: CPU. 1: 8051 μ-controller.
10	BL	CPU Master Burst Length Select. 0: Burst of 8. 1: Burst of 1.
9	USB	USB Port Select. 0: Master. 1: Slave.
8	LB	USB Loop Back Select. 0: Normal. 1: USB host to/from USB slave.
7	CDR	Clock Divider Reset Control. This bit is read-only and is determined by the GPIO7 pin at reset. 0: Do not reset clock divider. 1: Reset clock divider.
6:5	Test	Test Mode Select. These bits are read-only and are determined by the TEST0 and TEST1 pins at reset. 00: Normal mode. 01: Debugging mode. 10: NAND tree mode. 11: Memory test mode.
4	VR	NEC Memory Map Select. 0: MMIO located at 30MB (0x1E00000). 1: MMIO located at 62MB (0x3E00000).
3	Clk	Clock Select. This bit is read-only and is determined by the GPIO3 pin at reset. 0: PLL. 1: Test clock (14.31818MHz).
2:0	Bus	Host Bus Type. These bits are read-only and are determined by the GPIO2, GPIO1, and GPIO0 pins at reset. 000: Hitachi SH3/SH4. 001: PCI. 010: Intel XScale. 110: NEC VR4122/31.

# GPIO<sub>31:0</sub> Control

Read/Write

 $MMIO\_base + 0 \texttt{x} 0 0 0 0 0 8$ 

0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
G <sub>31</sub>	G <sub>30</sub>	G <sub>29</sub>	G <sub>28</sub>	G <sub>27</sub>	G <sub>26</sub>	G <sub>25</sub>	G <sub>24</sub>	G <sub>23</sub>	G <sub>22</sub>	G <sub>21</sub>	G <sub>20</sub>	G <sub>19</sub>	G <sub>18</sub>	G <sub>17</sub>	G <sub>16</sub>
R/W															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
G <sub>15</sub>	G <sub>14</sub>	G <sub>13</sub>	G <sub>12</sub>	G <sub>11</sub>	G <sub>10</sub>	G <sub>9</sub>	G <sub>8</sub>	G <sub>7</sub>	G <sub>6</sub>	G <sub>5</sub>	G <sub>4</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>
R/W															

Bit(s)	Name	Description					
31	G <sub>31</sub>	GPIO Pin 31 Control. 0: GPIO. 1: PWM2 or Test Data[10].					
30	G <sub>30</sub>	GPIO Pin 30 Control. 0: GPIO. 1: PWM1 or Test Data[9].					
29	G <sub>29</sub>	GPIO Pin 29 Control. 0: GPIO. 1: PWM0 or Test Data[8].					
28	G <sub>28</sub>	GPIO Pin 28 Control. 0: GPIO. 1: AC97 Serial Data In or I <sup>2</sup> S.					
27	G <sub>27</sub>	GPIO Pin 27 Control. 0: GPIO. 1: AC97 Serial Data Out or I <sup>2</sup> S.					
26	G <sub>26</sub>	GPIO Pin 26 Control. 0: GPIO. 1: AC97 Bit Clock or I <sup>2</sup> S.					
25	G <sub>25</sub>	GPIO Pin 25 Control. 0: GPIO. 1: AC97 Sync 48kHz or I <sup>2</sup> S.					
24	G <sub>24</sub>	GPIO Pin 24 Control. 0: GPIO. 1: AC97 Reset.					
23	G <sub>23</sub>	GPIO Pin 23 Control. 0: GPIO. 1: ZV-Port[7] or Test Data[7].					
22	G <sub>22</sub>	GPIO Pin 22 Control. 0: GPIO. 1: ZV-Port[6] or Test Data[6].					
21	G <sub>21</sub>	GPIO Pin 21 Control. 0: GPIO. 1: ZV-Port[5] or Test Data[5].					
20	G <sub>20</sub>	GPIO Pin 20 Control. 0: GPIO. 1: ZV-Port[4] or Test Data[4].					

Bit(s)	Name	Description						
19	G <sub>19</sub>	GPIO Pin 19 Control. 0: GPIO. 1: ZV-Port[3] or Test Data[3].						
18	G <sub>18</sub>	GPIO Pin 18 Control. 0: GPIO. 1: ZV-Port[2] or Test Data[2].						
17	G <sub>17</sub>	GPIO Pin 17 Control. 0: GPIO. 1: ZV-Port[1] or Test Data[1].						
16	G <sub>16</sub>	GPIO Pin 16 Control. 0: GPIO. 1: ZV-Port[0] or Test Data[0].						
15	G <sub>15</sub>	GPIO Pin 15 Control. 0: GPIO. 1: 8051 Address[11].						
14	G <sub>14</sub>	GPIO Pin 14 Control. 0: GPIO. 1: 8051 Address[10].						
13	G <sub>13</sub>	GPIO Pin 13 Control. 0: GPIO. 1: 8051 Address[9].						
12	G <sub>12</sub>	GPIO Pin 12 Control. 0: GPIO. 1: 8051 Address[8].						
11	G <sub>11</sub>	GPIO Pin 11 Control. 0: GPIO. 1: 8051 Wait.						
10	G <sub>10</sub>	GPIO Pin 10 Control. 0: GPIO. 1: 8051 Address Latch Enable.						
9	G <sub>9</sub>	GPIO Pin 9 Control. 0: GPIO. 1: 8051 Write.						
8	G <sub>8</sub>	GPIO Pin 8 Control. 0: GPIO. 1: 8051 Read.						
7	G <sub>7</sub>	GPIO Pin 7 Control. 0: GPIO. 1: 8051 Address/Data[7].						
6	G <sub>6</sub>	GPIO Pin 6 Control. 0: GPIO. 1: 8051 Address/Data[6].						
5	G <sub>5</sub>	GPIO Pin 5 Control. 0: GPIO. 1: 8051 Address/Data[5].						
4	G <sub>4</sub>	GPIO Pin 4 Control. 0: GPIO. 1: 8051 Address/Data[4].						
3	G <sub>3</sub>	GPIO Pin 3 Control. 0: GPIO. 1: 8051 Address/Data[3].						
2	G <sub>2</sub>	GPIO Pin 2 Control. 0: GPIO. 1: 8051 Address/Data[2].						

Bit(s)	Name	Description					
1	G <sub>1</sub>	GPIO Pin 1 Control. ): GPIO. 1: 8051 Address/Data[1].					
0	G <sub>0</sub>	GPIO Pin 0 Control. 0: GPIO. 1: 8051 Address/Data[0].					

# GPIO<sub>63:32</sub> Control

Read/Write

 $MMIO\_base + \texttt{0x00000C}$ 

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
G <sub>63</sub> R/W	G <sub>62</sub> R/W	G <sub>61</sub> R/W	G <sub>60</sub> R/W	G <sub>59</sub> R/W	G <sub>58</sub> R/W	G <sub>57</sub> R/W	G <sub>56</sub> R/W	G <sub>55</sub> R/W	Reserved						_
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
G <sub>47</sub> R/W	G <sub>46</sub> R/W	G <sub>45</sub> R/W	G <sub>44</sub> R/W	G <sub>43</sub> R/W	G <sub>42</sub> R/W	G <sub>41</sub> R/W	G <sub>40</sub> R/W	G <sub>39</sub> R/W	G <sub>38</sub> R/W	G <sub>37</sub> R/W	G <sub>36</sub> R/W	G <sub>35</sub> R/W	G <sub>34</sub> R/W	G <sub>33</sub> R/W	G <sub>32</sub> R/W

Bit(s)	Name	Description
31	G <sub>63</sub>	GPIO Pin 63 Control. 0: GPIO. 1: Digital CRT[7], ZV-Port[15], Flat Panel[23], or Test Data [19].
30	G <sub>62</sub>	GPIO Pin 62 Control. 0: GPIO. 1: Digital CRT[6], ZV-Port[14], Flat Panel[22], or Test Data [18].
29	G <sub>61</sub>	GPIO Pin 61 Control. 0: GPIO. 1: Digital CRT[5], ZV-Port[13], Flat Panel[21], or Test Data [17].
28	G <sub>60</sub>	GPIO Pin 60 Control. 0: GPIO. 1: Digital CRT[4], ZV-Port[12], Flat Panel[20], or Test Data [16].
27	G <sub>59</sub>	GPIO Pin 59 Control. 0: GPIO. 1: Digital CRT[3], ZV-Port[11], Flat Panel[19], or Test Data [15].
26	G <sub>58</sub>	GPIO Pin 58 Control. 0: GPIO. 1: Digital CRT[2], ZV-Port[10], Flat Panel[18], or Test Data [14].
25	G <sub>57</sub>	GPIO Pin 57 Control. 0: GPIO. 1: Digital CRT[1], ZV-Port[9], or Test Data [13].
24	G <sub>56</sub>	GPIO Pin 56 Control. 0: GPIO. 1: Digital CRT[0], ZV-Port[8] or Test Data [12].
23	G <sub>55</sub>	GPIO Pin 55 Control. 0: GPIO. 1: Digital CRT Clock or Test Data [11].

Bit(s)	Name	Description
22:16	Res	These bits are reserved.
15	G <sub>47</sub>	GPIO Pin 47 Control. 0: GPIO. 1: I <sup>2</sup> C Data.
14	G <sub>46</sub>	GPIO Pin 46 Control. 0: GPIO. 1: I <sup>2</sup> C Clock.
13	G <sub>45</sub>	GPIO Pin 45 Control. 0: GPIO. 1: SSP1 Clock Out/In.
12	G <sub>44</sub>	GPIO Pin 44 Control. 0: GPIO. 1: UART1 Request To Send or SSP1 Serial Frame Out.
11	G <sub>43</sub>	GPIO Pin 43 Control. 0: GPIO. 1: UART1 Clear To Send or SSP1 Serial Frame In.
10	G <sub>42</sub>	GPIO Pin 42 Control. 0: GPIO. 1: UART1 Receive or SSP1 Receive.
9	G <sub>41</sub>	GPIO Pin 41 Control. 0: GPIO. 1: UART1 Transmit or SSP1 Transmit.
8	G <sub>40</sub>	GPIO Pin 40 Control. 0: GPIO. 1: UART0 Request To Send.
7	G <sub>39</sub>	GPIO Pin 39 Control. 0: GPIO. 1: UART0 Clear To Send.
6	G <sub>38</sub>	GPIO Pin 38 Control. 0: GPIO. 1: UART0 Receive.
5	G <sub>37</sub>	GPIO Pin 37 Control. 0: GPIO. 1: UART0 Transmit.
4	G <sub>36</sub>	GPIO Pin 36 Control. 0: GPIO. 1: SSP0 Clock Out/In.
3	G <sub>35</sub>	GPIO Pin 35 Control. 0: GPIO. 1: SSP0 Serial Frame In.
2	G <sub>34</sub>	GPIO Pin 34 Control. 0: GPIO. 1: SSP0 Serial Frame Out.
1	G <sub>33</sub>	GPIO Pin 33 Control. 0: GPIO. 1: SSP0 Receive.
0	G <sub>32</sub>	GPIO Pin 32 Control. 0: GPIO. 1: SSP0 Transmit.

# **DRAM Control**

MMIO\_base + 0x000010

Power-on Default

0bx000.0111.1111.0001.xxxx.x111.1100.0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E R G12		Burst R/W		CL R/W		Size <sub>x</sub> R/W		ColS R/	Size <sub>x</sub> W	AP <sub>x</sub> R/W	Rst <sub>x</sub> R/W	Bks <sub>x</sub> R/W	WP <sub>x</sub> R/W	BwE R/W	Rfsh R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
G1	R/W		R/	Size W G5	BwC R/W	BwP R/W	AP R/W	Rst R/W	RA R/W		Rese	erved		Bks R/W	WP R/W

Bit(s)	Name	Description
31	E	Embedded Memory Control. This bit is read-only and is determined by the GPIO12 pin during reset. 0: Enable. 1: Disable.
30:28	Burst	External Memory Burst Length. 000: 1 word. 001: 2 words. 010: 4 words. 011: 8 words.
27	CL	External Memory CAS Latency. 0: 2 clocks. 1: 3 clocks.
26:24	Size <sub>X</sub>	External Memory Size. 000: 2MB 001: 4MB 100: 64MB 101: 32MB 110: 16MB 111: 8MB
23:22	ColSize <sub>X</sub>	External Memory Column Size. 00: 1024 words. 10: 512 words. 11: 256 words.
21	AP <sub>X</sub>	External Memory Active to Pre-charge Delay. 0: 6 clocks. 1: 7 clocks.
20	Rst <sub>X</sub>	External Memory Reset. 0: Reset. 1: Normal.
19	Bks <sub>X</sub>	External Memory Number of Banks. 0: 4 banks. 1: 2 banks.
18	WPX	External Memory Write to Pre-change Delay. 0: 2 clocks. 1: 1 clock.

Bit(s)	Name	Description
17	BwE	Local Memory Block Write Enable. 0: Disabled. 1: Enabled.
16	Rfsh	Local Memory Refresh to Command Delay. 0: 10 clocks. 1: 12 clocks.
15:13	Size	Local Memory Size. These bits are determined by the GPIO15 through GPIO13 pins during reset, but can be changed by software. 000: 4MB. 001: 8MB. 010: 16MB. 011: 32MB. 100: 64MB. 101: 2MB.
12:11	ColSize	Local Memory Column Size. These bits are determined by the GPIO6 and GPIO5 pins at reset, but can be changed by software. 00: 256 words. 10: 512 words. 11: 1024 words.
10	BwC	Local Memory Block Write Cycle Time. 0: 1 clock. 1: 2 clocks.
9	BwP	Local Memory Block Write to Pre-charge Delay. 0: 4 clocks. 1: 1 clock.
8	AP	Internal Memory Active to Pre-charge Delay. 0: 6 clocks. 1: 7 clocks.
7	Rst	Internal Memory Reset. 0: Reset. 1: Normal.
6	RA	Internal Memory Remain in Active State. 0: Remain active. 1: Do not remain active.
5:2	Res	These bits are reserved.
1	Bks	Internal Memory Number of Banks. 0: 4 banks. 1: 2 banks.
0	WP	Internal Memory Write to Pre-charge Delay. 0: 2 clocks. 1: 1 clock.

# **Arbitration Control**

Read/Write

 $MMIO\_base + 0x000014$ 

0x05146732

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res		Ext R/W	Int R/W	Res		USB R/W		Res	Panel R/W			Res	ZVPort R/W		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	C	omman R/W	d	Res		DMA R/W		Res	Video R/W			Res	CRT R/W		

Bit(s)	Name	Descri	ption								
31:30	Res	These b	its are reserved.								
29	Ext	0: Fixed	I Memory Priority Scheme. priority. lving priority.								
28	Int	0: Fixed	Memory Priority Scheme. priority. lving priority.								
27	Res	This bit	is reserved.								
26:24	USB	USB FI	FO Priority.								
		000	Off	100	Priority 4.						
		001	Priority 1 (highest).	101	Priority 5.						
		010	Priority 2.	110	Priority 6.						
		011	Priority 3.	111	Priority 7 (lowest).						
23	Res	This bit	is reserved.								
22:20	Panel	Panel FIFO Priority.									
		000	Off	100	Priority 4.						
		001	Priority 1 (highest).	101	Priority 5.						
		010	Priority 2.	110	Priority 6.						
		011	Priority 3.	111	Priority 7 (lowest).						
19	Res	This bit	This bit is reserved.								
18:16	ZVPort	ZV Port	FIFO Priority.								
		000	Off	100	Priority 4.						
		001	Priority 1 (highest).	101	Priority 5.						
		010	Priority 2.	110	Priority 6.						
		011	Priority 3.	111	Priority 7 (lowest).						
15	Res	This bit	is reserved.								

Bit(s)	Name	Descri	ption								
14:12	Command	Comma	nd List Interpreter FIFO Prio	rity.							
		000	Off	100	Priority 4.						
		001	Priority 1 (highest).	101	Priority 5.						
		010	Priority 2.	110	Priority 6.						
		011	Priority 3.	111	Priority 7 (lowest).						
11	Res	This bit	is reserved.								
10:8	DMA	DMA FI	FO Priority.								
		000	Off	100	Priority 4.						
		001	Priority 1 (highest).	101	Priority 5.						
		010	Priority 2.	110	Priority 6.						
		011	Priority 3.	111	Priority 7 (lowest).						
7	Res	This bit	is reserved.								
6:4	Video	Video FIFO Priority.									
		000	Off	100	Priority 4.						
		001	Priority 1 (highest).	101	Priority 5.						
		010	Priority 2.	110	Priority 6.						
		011	Priority 3.	111	Priority 7 (lowest).						
3	Res	This bit is reserved.									
2:0	CRT	CRT FIF	FO Priority.								
		000	Off	100	Priority 4.						
		001	Priority 1 (highest).	101	Priority 5.						
		010	Priority 2.	110	Priority 6.						
		011	Priority 3.	111	Priority 7 (lowest).						

# **Command List Register Descriptions**

The Command List registers control the Command List Interpreter. Figure 2-3 shows the layout of the registers that control the Command List Interpreter.




Figure 2-3: Command List Register Space

#### **Command List Status**

Read	
Power-on Default	

D . . . 1

#### MMIO\_base + 0x000024 0b0000.0000.000x.xxxx.xxxx.x000.0000.0xxx

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									2 <sub>M</sub> R	C <sub>F</sub> R	2 <sub>C</sub> R	D <sub>M</sub> R	C <sub>S</sub> R	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
V <sub>F</sub>	V <sub>S</sub> R	P <sub>S</sub>	S <sub>C</sub>	S <sub>P</sub> R	Reserved							2 <sub>S</sub> R	2 <sub>F</sub>	2 <sub>E</sub>	


Bit(s)	Name	Description
31:21	Reserved	These bits are reserved.
20	2 <sub>M</sub>	2D Memory FIFO Status. 0: Not empty. 1: Empty.
19	C <sub>F</sub>	Command FIFO on HIF bus. 0: Not empty. 1: Empty.

Bit(s)	Name	Description
18	2 <sub>C</sub>	2D Color Space Conversion Status. 0: Idle. 1: Busy.
17	D <sub>M</sub>	Memory DMA Status. 0: Idle. 1: Busy.
16	C <sub>S</sub>	CRT Graphics Layer Status. 0: No flip pending. 1: Flip in progress.
15	V <sub>F</sub>	Current Video Field. 0: Odd. 1: Even.
14	V <sub>S</sub>	Video Layer Status. 0: No flip pending. 1: Flip in progress.
13	P <sub>S</sub>	Panel Graphics Layer Status. 0: No flip pending. 1: Flip in progress.
12	S <sub>C</sub>	CRT Vertical Sync Status. 0: Not active. 1: Active.
11	S <sub>P</sub>	Panel Vertical Sync Status. 0: Not active. 1: Active.
10:3	Reserved	These bits are reserved.
2	2 <sub>S</sub>	2D Setup Engine Status. 0: Idle. 1: Busy.
1	2 <sub>F</sub>	2D Command FIFO Status. 0: Not empty. 1: Empty.
0	2 <sub>E</sub>	2D Engine Status. 0: Idle. 1: Busy.

## Interrupt / Debug Register Descriptions

The Interrupt / Debug registers reflect the status of interrupts, allow for enabling and disabling different interrupts and control which area of the chip is to be debugged in the Debugging Test Mode. Figure 2-4 lists the registers available in the Interrupt and Debug register space.





#### **Raw Interrupt Status**

ReadMMIO_base + 0x000028Power-on Default0x00000000															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									UP R/W	ZV R/W	CV R/W	US R/W	PV R/W	CI R/W

**Note:** Write a 1 to clear; writing a 0 has no effect.

Bit(s)	Name	Description
31:6	Reserved	These bits are reserved.
5	UP	USB Slave Plug-in Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
4	ZV	ZV-Port Interrupt Status. 0: Interrupt not active. 1: Interrupt active.

Bit(s)	Name	Description
3	CV	CRT Vertical Sync Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
2	US	USB Slave Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
1	PV	Panel Vertical Sync Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
0	CI	Command Interpreter Interrupt Status. 0: Interrupt not active. 1: Interrupt active.

# **Raw Interrupt Clear**

Write Power-	WriteMMIO_base + 0x000028Power-on Default0x00000000														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								UP W	ZV W	CV W	US W	PV W	CI W	

**Note:** Write a 1 to clear; writing a 0 has no effect.

Bit(s)	Name	Description
31:6	Reserved	These bits are reserved.
5	UP	USB Slave Plug-in Interrupt Clear. 0: No action. 1: Clear interrupt.
4	ZV	ZV-Port Interrupt Clear. 0: No action. 1: Clear interrupt.
3	CV	CRT Vertical Sync Interrupt Clear. 0: No action. 1: Clear interrupt.
2	US	USB Slave Interrupt Clear. 0: No action. 1: Clear interrupt.
1	PV	Panel Vertical Sync Interrupt Clear. 0: No action. 1: Clear interrupt.
0	CI	Command Interpreter Interrupt Clear. 0: No action. 1: Clear interrupt.

# Interrupt Status

Read

 $MMIO\_base + 0x00002C$ 

0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
UP R	G <sub>54</sub> R	G <sub>53</sub> R	G <sub>52</sub> R	G <sub>51</sub> R	G <sub>50</sub> R	G <sub>49</sub> R	G <sub>48</sub> R	I <sup>2</sup> C R	PW R	Res	DMA R	PCI R	l <sup>2</sup> S R	AC R	US R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Res		U0 R	CV R	MC R	S1 R	S0 R	Res	UH R	Res		2D R	ZV R	PV R	CI R

Bit(s)	Name	Description
31	UP	USB Slave Plug-in Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
30	G <sub>54</sub>	GPIO Pin 54 Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
29	G <sub>53</sub>	GPIO Pin 53 Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
28	G <sub>52</sub>	GPIO Pin 52 Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
27	G <sub>51</sub>	GPIO Pin 51 Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
26	G <sub>50</sub>	GPIO Pin 50 Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
25	G <sub>49</sub>	GPIO Pin 49 Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
24	G <sub>48</sub>	GPIO Pin 48 Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
23	I <sup>2</sup> C	I <sup>2</sup> C Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
22	PW	PWM Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
21	Res	This bit is reserved.
20	DMA	DMA Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
19	PCI	PCI Interrupt Status. 0: Interrupt not active. 1: Interrupt active.

Bit(s)	Name	Description
18	l <sup>2</sup> S	I <sup>2</sup> S Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
17	AC	AC97 Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
16	US	USB Slave Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
15:14	Res	These bits are reserved.
13	U1	UART1 Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
12	UO	UART0 Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
11	CV	CRT Vertical Sync Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
10	MC	<ul> <li>8051 μ-Controller Interrupt Status.</li> <li>0: Interrupt not active.</li> <li>1: Interrupt active.</li> </ul>
9	S1	SSP1 Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
8	SO	SSP0 Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
7	Res	These bits are reserved.
6	UH	USB Host Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
5:4	Res	These bits are reserved.
3	2D	2D Engine Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
2	ZV	ZV-Port Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
1	PV	Panel Vertical Sync Interrupt Status. 0: Interrupt not active. 1: Interrupt active.
0	CI	Command Interpreter Interrupt Status. 0: Interrupt not active. 1: Interrupt active.

## Interrupt Mask

Read/Write

MMIO\_base +  $0 \times 000030$ 

$0 \times 0 0 0 0 0 0 0 0 0 0$	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
UP R/W	G <sub>54</sub> R/W	G <sub>53</sub> R/W	G <sub>52</sub> R/W	G <sub>51</sub> R/W	G <sub>50</sub> R/W	G <sub>49</sub> R/W	G <sub>48</sub> R/W	I <sup>2</sup> C R/W	PW R/W	Res	DMA R/W	PCI R/W	I <sup>2</sup> S R/W	AC R/W	US R/W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res		U1 R/W	U0 R/W	CV R/W	MC R/W	S1 R/W	S0 R/W	Res	UH R/W	Res		2D R/W	ZV R/W	PV R/W	CI R/W

Bit(s)	Name	Description
31	UP	USB Slave Plug-in Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
30	G <sub>54</sub>	GPIO Pin 54 Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
29	G <sub>53</sub>	GPIO Pin 53 Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
28	G <sub>52</sub>	GPIO Pin 52 Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
27	G <sub>51</sub>	GPIO Pin 51 Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
26	G <sub>50</sub>	GPIO Pin 50 Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
25	G <sub>49</sub>	GPIO Pin 49 Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
24	G <sub>48</sub>	GPIO Pin 48 Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
23	I <sup>2</sup> C	I <sup>2</sup> C Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
22	PW	PWM Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
21	Res	This bit is reserved.
20	DMA	DMA Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
19	PCI	PCI Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.

Bit(s)	Name	Description
18	I <sup>2</sup> S	I <sup>2</sup> S Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
17	AC	AC97 Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
16	US	USB Slave Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
15:14	Res	These bits are reserved.
13	U1	UART1 Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
12	UO	UART0 Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
11	CV	CRT Vertical Sync Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
10	MC	<ul> <li>8051 μ-Controller Interrupt Mask.</li> <li>0: Interrupt disabled.</li> <li>1: Interrupt enabled.</li> </ul>
9	S1	SSP1 Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
8	S0	SSP0 Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
7	Res	This bit is reserved.
6	UH	USB Host Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
5:4	Res	These bits are reserved.
3	2D	2D Engine Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
2	ZV	ZV-Port Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
1	PV	Panel Vertical Sync Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.
0	CI	Command Interpreter Interrupt Mask. 0: Interrupt disabled. 1: Interrupt enabled.

# **Debug Control**

Read/WriteMMIO_base + 0x000034Power-on Default0x00000000															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	11 10 9 8 7 6 5 4 3 2 1									1	0
	Reserved							Module Partition R/W R/W				ו			

Name	Description
Reserved	These bits are reserved.
Module	Module Select for Partition.
Partition	Partition select for Debugging Test Mode. 00000: HIF controller 00001: External memory controller 00010: PCI controller 00100: Display controller 00101: ZV-Port 00110: 2D Engine 01000: Local memory interface 01010: USB Host 01100: SSP0 01101: SSP1 10011: UART0 10100: UART1 10101: I <sup>2</sup> C 10111: 8051 µ-controller interface 11000: AC97 11001: I <sup>2</sup> S 11010: Local memory controller 11011: DMA 11100: Simulation test mode
	Reserved       Module

#### **Power Management Register Descriptions**

The Power Management registers control which areas of the SM501 are running and at which speed. Figure 2-5 lists the registers available in the Power Management register space.




Figure 2-5: Power Management Register Space

#### **Current Gate**

Read	MN
Power-on Default	0x0

MMIO\_base + 0x000038 0x00021807

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Res												AC R	μ <sup>P</sup> R	P R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
O R	-		US R	UH R	S R	Res	U1 R	U0 R	G R	ZV R	C R	2D R	D R	M R	H R

Bit(s)	Name	Description
31:19	Res	These bits are reserved.
18	AC	AC97 and I <sup>2</sup> S Clock Control. 0: Disable. 1: Enable.
17	μΡ	8051 μ-Controller and SRAM Clock Control. 0: Disable. 1: Enable.

Bit(s)	Name	Description								
16	P	PLL Control. 0: Enable. 1: Disable.								
15	0	Oscillator Control. 0: Enable. 1: Disable.								
14:13	R	PLL Recovery Time. 00: 1ms. 01: 2ms. 10: 3ms. 11: 4ms.								
12	US	USB Slave Clock Control. 0: Disable. 1: Enable.								
11	UH	USB Host Clock Control. 0: Disable. 1: Enable.								
10	S	SSP0 and SSP1 Clock Control. 0: Disable. 1: Enable.								
9	Res	This bit is reserved.								
8	U1	UART1 Clock Control. 0: Disable. 1: Enable.								
7	UO	UART0 Clock Control. 0: Disable. 1: Enable.								
6	G	GPIO, PWM, and I <sup>2</sup> C Clock Control. 0: Disable. 1: Enable.								
5	Z	ZV-Port Clock Control. 0: Disable. 1: Enable.								
4	С	Color Space Conversion Clock Control. 0: Disable. 1: Enable.								
3	2D	2D Engine Clock Control. 0: Disable. 1: Enable.								
2	D	Display Controller Clock Control. 0: Disable. 1: Enable.								
1	М	Memory Controller Clock Control. 0: Disable. 1: Enable.								
0	H Host Interface, Command Interpreter, and DMA Clock Control. 0: Disable. 1: Enable.									

# **Current Clock**

Read

MMIO\_base + 0x00003C

0x2A1A0A09

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	erved	P2 <sub>S</sub> R			P2 R			Reserved			V2 <sub>S</sub> R	V2 R			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved		M <sub>S</sub> R	M R				Reserved			M2 <sub>S</sub> R	M2 R				

Bit(s)	Name	Descrip	Description									
31:30	Reserved	These bit	These bits are reserved.									
29	P2 <sub>S</sub>	0: 288 Mi 1: 336 M	P2XCLK Frequency Input Select. 0: 288 MHz. 1: 336 MHz/288 MHz/240 MHz/192 MHz (see bits 5:4 in the Miscellaneous Timing register at offset 0x68 on page 2-42).									
28:24	P2	P2XCLK Frequency Divider.										
		00000	00000 ÷ 1			÷ 3		10000	10000 ÷ 5			
		00001	÷2		01001	÷ 6	÷ 6		10001	÷ 10		
		00010	÷ 4	01010	÷ 1:	÷ 12		10010	÷ 20			
		00011	÷ 8	01011	÷ 24	÷ 24		10011	÷ 40			
		00100	÷ 16		01100	÷ 4	÷ 48		10100	÷ 80		
		00101	÷ 32		01101	÷ 9	÷ 96		10101	÷ 160	)	
		00110	÷ 64		01110	÷ 19	÷ 192		10110	÷ 320	)	
		00111	÷ 128		01111	÷ 3	÷ 384		10111	÷ 640	)	
23:21	Reserved	These bit	These bits are reserved.									
20	V2 <sub>S</sub>	0: 288 Mi 1: 336 M	V2XCLK Frequency Input Select. 0: 288 MHz. 1: 336 MHz/288 MHz/240 MHz/192 MHz (see bits 5:4 in the Miscellaneous Timing register at offset 0x68 on page 2-42).									
19:16	V2	V2XCLK Frequency Divider.										
		0000	÷ 1	0100	÷ 16	;	1000	÷З	3	1100	÷ 48	
		0001	÷ 2	0101	÷ 32	2	1001	÷€	6	1101	÷ 96	
		0010	÷ 4	0110	÷ 64		1010	÷´	12	1110	÷ 192	
		0011	÷ 8	0111	÷ 12	8	1011 ÷ 2		24 1	1111	÷ 384	
15:13	Reserved	These bit	These bits are reserved.									
12	M <sub>S</sub>	0: 288 Mi 1: 336 M	MCLK Frequency Input Select. 0: 288 MHz. 1: 336 MHz/288 MHz/240 MHz/192 MHz (see bits 5:4 in the Miscellaneous Timing register at offset 0x68 on page 2-42).									

Bit(s)	Name	Descrip	tion								
11:8	М	MCLK Fr	equency	Divider.							
		0000	÷ 1	0100	÷ 16	1000	÷ 3	1100	÷ 48		
		0001	÷2	0101	÷ 32	1001	÷ 6	1101	÷ 96		
		0010	÷4	0110	÷ 64	1010	÷ 12	1110	÷ 192		
		0011	÷ 8	0111	÷ 128	1011	÷ 24	1111	÷ 384		
7:5	Reserved	These bits are reserved.									
4	M2 <sub>S</sub>	0: 288 M 1: 336 M	M2XCLK Frequency Input Select. 0: 288 MHz. 1: 336 MHz/288 MHz/240 MHz/192 MHz (see bits 5:4 in the Miscellaneous Til register at offset 0x68 on page 2-42).								
3:0	M2	M2XCLK Frequency Divider.									
		0000	÷ 1	0100	÷ 16	1000	÷ 3	1100	÷ 48		
		0001	÷2	0101	÷ 32	1001	÷ 6	1101	÷ 96		
		0010	÷ 4	0110	÷ 64	1010	÷ 12	1110	÷ 192		
									÷ 132		

# Power Mode 0 Gate

Read/Write

 $MMIO\_base + 0 \texttt{x} 0 0 0 0 4 0$ 

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Res							AC R/W	μΡ R/W	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res		US R/W	UH R/W	S R/W	Res	U1 R/W	U0 R/W	G R/W	ZV R/W	C R/W	2D R/W	D R/W	M R/W	H R/W

Bit(s)	Name	Description
31:19	Res	These bits are reserved.
18	AC	AC97 and I <sup>2</sup> S Clock Control. 0: Disable. 1: Enable.
17	μΡ	<ul><li>8051 μ-Controller and SRAM Clock Control.</li><li>0: Disable.</li><li>1: Enable.</li></ul>
16:13	Res	These bits are reserved.
12	US	USB Slave Clock Control. 0: Disable. 1: Enable.

Bit(s)	Name	Description
11	UH	USB Host Clock Control. 0: Disable. 1: Enable.
10	S	SSP0 and SSP1 Clock Control. 0: Disable. 1: Enable.
9	Res	This bit is reserved.
8	U1	UART1 Clock Control. 0: Disable. 1: Enable.
7	U0	UART0 Clock Control. 0: Disable. 1: Enable.
6	G	GPIO, PWM, and I <sup>2</sup> C Clock Control. 0: Disable. 1: Enable.
5	Z	ZV-Port Clock Control. 0: Disable. 1: Enable.
4	С	Color Space Conversion Clock Control. 0: Disable. 1: Enable.
3	2D	2D Engine Clock Control. 0: Disable. 1: Enable.
2	D	Display Controller Clock Control. 0: Disable. 1: Enable.
1	M	Memory Controller Clock Control. 0: Disable. 1: Enable.
0	Н	Host Interface, Command Interpreter, and DMA Clock Control. 0: Disable. 1: Enable.

Read/Write

Reserved

31

Power-on Default

30

29

P2<sub>S</sub> R/W 28

## Power Mode 0 Clock

15	14	13	12	11	10	9	8	7	e	5	5	4	3	2	1	0
R	eserve	d	M <sub>S</sub> R/W		N R/				Rese	rved	1	M2 <sub>S</sub> R/W			12 W	
Bit(s)	Na	me		1	Descrip	tion										
31:30	Res	served			These bit		eserv	ed.								
29	P2 <sub>S</sub>	3		0	P2XCLK ): 288 MI I: 336 M register a	Hz. Hz/288	MHz	240 M	Hz/192	2 MH ).	Iz (see	bits 5	:4 in the	Miscell	aneous	Timing
28:24	P2			F	P2XCLK	Freque	ncy D	Divider.								
					00000	÷ 1			01000	÷	3		1000	) ÷5		
					00001	÷2		(	01001	÷	6		1000	1 ÷ 10	C	
					00010	÷4		(	01010	÷	12		1001	) ÷ 20	C	
					00011	÷ 8		(	01011	÷	24		1001	1 ÷ 40	C	
					00100	÷ 16		(	01100	÷	48		1010	) ÷ 8	C	
					00101	÷ 32		(	01101	÷	96		1010	1 ÷ 10	60	
					00110	÷ 64		(	01110	÷	192		1011	) ÷ 32	20	
					00111	÷ 128			01111	÷	384		1011	1 ÷ 64	40	
23:21	Res	served		٦	These bit	s are re	eserv	ed.								
20	V2 <sub>S</sub>	3		0	/2XCLK ): 288 MI I: 336 M egister a	Hz. Hz/288	MHz	240 M	Hz/192		Iz (see	bits 5	:4 in the	Miscell	aneous	Timing
19:16	V2			١	/2XCLK	Freque	ncy E	Divider.								
					0000	÷ 1		0100	÷ 1	6	100	0	÷ 3	1100	÷ 4	8
					0001	÷2		0101	÷ 3	2	100	1	÷ 6	1101	÷ 9	6
					0010	÷ 4		0110	÷ 6	4	101	0	÷ 12	1110	÷ 1	92
					0011	÷ 8		0111	÷ 1:	28	101	1	÷ 24	1111	÷ 3	84
15:13	Res	served		1	These bit	s are re	eserv	ed.								
12	M <sub>S</sub>			1	MCLK Fr ): 288 MI I: 336 M register a	Hz. Hz/288	MHz	:/240 M	Hz/192		Iz (see	bits 5	:4 in the	Miscell	aneous	Timing

 $MMIO\_base + 0 \texttt{x} 0 0 0 0 4 4$ 

25

24

23

22

Reserved

21

20

V2<sub>S</sub> R/W 19

18

V2

R/W

17

16

0x2A1A0A09

26

P2

R/W

27

Bit(s)	Name	Descrip	tion									
11:8	М	MCLK Frequency Divider.										
		0000	÷ 1	0100	÷ 16	1000	÷3	1100	÷ 48			
		0001	÷ 2	0101	÷ 32	1001	÷ 6	1101	÷ 96			
		0010	÷4	0110	÷ 64	1010	÷ 12	1110	÷ 192			
		0011	÷ 8	0111	÷ 128	1011	÷ 24	1111	÷ 384			
7:5	Reserved	These bits are reserved.										
4	M2 <sub>S</sub>	0: 288 MI 1: 336 M	Hz. Hz/288 M	y Input Se Hz/240 Mi 68 on pag	Hz/192 MH	z (see bit	s 5:4 in th	e Miscella	neous Timing			
3:0	M2	M2XCLK	Frequenc	y Divider.								
		0000	÷ 1	0100	÷ 16	1000	÷3	1100	÷ 48			
		0001	÷2	0101	÷ 32	1001	÷ 6	1101	÷ 96			
		0010	÷ 4	0110	÷ 64	1010	÷ 12	1110				
		0010	• •	0110	- 0-	1010	• •	1110	÷ 192			

## Power Mode 1 Gate

Read/Write

 $MMIO\_base + 0x000048$ 

Power-on Default 0x00021807

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						Res							AC R/W	μΡ R/W	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res		US R/W	UH R/W	S R/W	Res	U1 R/W	U0 R/W	G R/W	ZV R/W	O R/W	2D R/W	D R/W	M R/W	H R/W

Bit(s)	Name	Description
31:19	Res	These bits are reserved.
18	AC	AC97 and I <sup>2</sup> S Clock Control. 0: Disable. 1: Enable.
17	μΡ	<ul><li>8051 μ-Controller and SRAM Clock Control.</li><li>0: Disable.</li><li>1: Enable.</li></ul>
16:13	Res	These bits are reserved.
12	US	USB Slave Clock Control. 0: Disable. 1: Enable.

Bit(s)	Name	Description
11	UH	USB Host Clock Control. 0: Disable. 1: Enable.
10	S	SSP0 and SSP1 Clock Control. 0: Disable. 1: Enable.
9	Res	This bit is reserved.
8	U1	UART1 Clock Control. 0: Disable. 1: Enable.
7	UO	UART0 Clock Control. 0: Disable. 1: Enable.
6	G	GPIO, PWM, and I <sup>2</sup> C Clock Control. 0: Disable. 1: Enable.
5	Z	ZV-Port Clock Control. 0: Disable. 1: Enable.
4	C	Color Space Conversion Clock Control. 0: Disable. 1: Enable.
3	2D	2D Engine Clock Control. 0: Disable. 1: Enable.
2	D	Display Controller Clock Control. 0: Disable. 1: Enable.
1	M	Memory Controller Clock Control. 0: Disable. 1: Enable.
0	Н	Host Interface, Command Interpreter, and DMA Clock Control. 0: Disable. 1: Enable.

16

0

## **Power Mode 1 Clock**

 $MMIO\_base + \texttt{0x00004C}$ 

Power-on Default

Power-	on Det	fault		0x2A	1A0A(	)9									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	
Rese	erved	P2 <sub>S</sub> R/W			P2 R/W			F	Reserve	d	V2 <sub>S</sub> R/W		-	/2 /W	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
F	Reserve	d	M <sub>S</sub> R/W			И ′W		F	Reserve	d	M2 <sub>S</sub> R/W		N R/	12 /W	

Bit(s)	Name	Descrip	tion									
31:30	Reserved	These bi	ts are res	erved.								
29	P2 <sub>S</sub>	0: 288 M 1: 336 M	Hz. Hz/288 Ν	cy Input Se /IHz/240 M x68 on pag	1Hz/192	MHz (	see bit	s 5:4	in the N	liscella	neous Timir	
28:24	P2	P2XCLK	Frequenc	cy Divider.								
		00000	÷ 1		01000	÷ 3			10000	÷ 5		
		00001	÷2		01001	÷ 6			10001	÷ 10		
		00010		10010	÷ 20							
		00011	00011 ÷ 8 01011 ÷ 24 10011 ÷ 40									
		00100	÷ 16		01100	÷ 48			10100	÷ 80		
		00101	÷ 32		01101	÷ 96			10101	÷ 160	)	
		00110	÷ 64		01110	÷ 192	2		10110	÷ 320	)	
		00111	÷ 128		01111	÷ 384	1		10111	÷ 640	)	
23:21	Reserved	These bi	ts are res	erved.								
20	V2 <sub>S</sub>	0: 288 M 1: 336 M	Hz. Hz/288 Ν	cy Input Se /IHz/240 M x68 on pa	1Hz/192	MHz (	see bit	s 5:4	in the N	liscella	neous Timir	
19:16	V2	V2XCLK	Frequenc	cy Divider.								
		0000	÷ 1	0100	÷ 16		1000	÷3	3	1100	÷ 48	
		0001	÷ 2	0101	÷ 32		1001	÷6	6	1101	÷ 96	
		0010	÷ 4	0110	÷ 64		1010	÷´	12	1110	÷ 192	
		0011	÷8	0111	÷ 12	8 '	1011	÷2	24	1111	÷ 384	
15:13	Reserved	These bi	ts are res	erved.								
12	M <sub>S</sub>	0: 288 M 1: 336 M	MCLK Frequency Input Select. 0: 288 MHz. 1: 336 MHz/288 MHz/240 MHz/192 MHz (see bits 5:4 in the Miscellaneous Timing register at offset 0x68 on page 2-42).									

Bit(s)	Name	Descrip	otion						
11:8	М	MCLK F	equency	Divider.					
		0000	÷ 1	0100	÷ 16	1000	÷ 3	1100	÷ 48
		0001	÷ 2	0101	÷ 32	1001	÷ 6	1101	÷ 96
		0010	÷ 4	0110	÷ 64	1010	÷ 12	1110	÷ 192
		0011	÷ 8	0111	÷ 128	1011	÷ 24	1111	÷ 384
7:5	Reserved	These bi	These bits are reserved.						
4	M2 <sub>S</sub>	0: 288 M 1: 336 M	M2XCLK Frequency Input Select. 0: 288 MHz. 1: 336 MHz/288 MHz/240 MHz/192 MHz (see bits 5:4 in the Miscellaneous T register at offset 0x68 on page 2-42).						neous Timing
3:0	M2	M2XCLK	Frequen	cy Divider.					
		0000	÷ 1	0100	÷ 16	1000	÷ 3	1100	÷ 48
		0001	÷2	0101	÷ 32	1001	÷ 6	1101	÷ 96
		0040	÷ 4	0110		1010	÷ 12	4440	
		0010	· •	0110	÷ 64	1010	÷ 12	1110	÷ 192

# Sleep Mode Gate

Read/Write

 $MMIO\_base + 0x000050$ 

0x00018000

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved									D R/W Reserved					d	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res		२ ′W						F	Reserve	d					

Bit(s)	Name	Descri	ption								
31:23	Reserved	These b	These bits are reserved.								
22:19	D	PLL Re	PLL Recovery Clock Divider.								
		0000	÷ 4096	0100	÷ 256	1000	÷ 16				
		0001	÷ 2048	0101	÷ 128	1001	÷ 8				
		0010	÷ 1024	0110	÷ 64	1010	÷ 4				
		0011	÷ 512	0111	÷ 32	1011	÷ 2				
		Internal program	ly, the PLL rec in the <i>D</i> field to	overy time cou make the hos	inters are base t clock come a	ed on a 32µs c is close to 32µ	clock. So you have to s as possible.				

Bit(s)	Name	Description
18:15	Reserved	These bits are reserved.
14:13	R	PLL Recovery. 00: 1ms (32 counts). 01: 2ms (64 counts). 10: 3ms (96 counts). 11: 4ms (128 counts).
12:0	Reserved	These bits are reserved.

## **Power Mode Control**

Read/Write

 $MMIO\_base + 0 \texttt{x} 0 0 0 0 5 4$ 

0x0000000

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								S R/W	Mc R/	ode W				

Bit(s)	Name	Description
31:3	Reserved	These bits are reserved.
2	S	Current Sleep Status. 0: Not in sleep mode. 1: In sleep mode. When the SM501 is transitioning back from sleep mode to a normal power mode (Modes 0 or 1), the software needs to poll this bit until it becomes "0" before writing any other commands to the chip.
1:0	Mode	Power Mode Select. 00: Power Mode 0. 01: Power Mode 1. 10: Sleep Mode.

## **Clock Multiply PLLs**

An external crystal combined with the on-chip oscillator provides the SM501 clock source. The external crystal frequency should be fixed at 24 MHz  $\pm$  5%.

The SM501 contains three clock multiply PLLs:

• PLL0

Input frequency = 24 MHz oscillator Output frequency = Input frequency x 4 = 96 MHz fixed

• PLL1

Input frequency = Output of PLL0 / 2 = 48 MHz Output frequency = Input frequency x 6 = 288 MHz fixed

• PLL2

Input frequency = Output of PLL0 / 2 = 48 MHz The output frequency is controlled by the Miscellaneous Timing register, MMIO\_base + 0x000068 as follows:

Bits [5:4] = 00, the output of PLL2 = 48 MHz x 7 = 336 MHz, power on default Bits [5:4] = 01, the output of PLL2 = 48 MHz x 6 = 288 MHz Bits [5:4] = 10, the output of PLL2 = 48 MHz x 5 = 240 MHz Bits [5:4] = 11, the output of PLL2 = 48 MHz x 4 = 192 MHz

#### Power Mode 0, Power Mode 1, and Sleep Mode

There are two operational power modes (Power Mode 0 and Power Mode 1) and Sleep Mode. Each operational power mode has its own Power Mode Gate register to control the clock gating for each functional block. Each operational power mode also has its own Power Mode Clock register that selects the different clock frequencies for each clock branch. In Sleep Mode, all clocks are shut down.

The power mode switch should be controlled by power management software; for example, Power Mode 0 can be programmed to a high clock rate for maximum performance. Power Mode 1 can be programmed to a lower clock rate for sustaining operation.

The Power Mode Control Register at MMIO\_base +  $0 \times 000054$  determines the power mode selection as follows:

- Bits [1:0] = 00, select Power Mode 0 (power on default)
- Bits [1:0] = 01, select Power Mode 1.
- Bits [1:0] = 10, Sleep Mode. The PLLs and the oscillator are shut down in this mode.
- Bits [1:0] = 11, Reserved.

In Power Mode 0, the Power Mode 0 Clock Register at MMIO\_base +  $0 \times 000044$  controls the clock settings. The default of the Power Mode 0 Clock Register is  $0 \times 2A1A0A09$ . The Power Mode 0 Gate Register at MMIO\_base +  $0 \times 000040$  controls clock gating. The default of the Power Mode 0 Gate Register is  $0 \times 00021807$ .

In Power Mode 1, Power Mode 1 Clock Register at MMIO\_base +  $0 \times 00004$ C controls the clock settings. The default of the Power Mode 1 Clock Register is  $0 \times 2A1A0A09$ . The Power Mode 1 Gate Register at MMIO\_base +  $0 \times 000048$  controls clock gating. The default of the Power Mode 1 Gate Register is  $0 \times 00021807$ .

## Adjusting the Clock Frequency

There are five clock branches that can be programmed through the Power Mode 0 Clock, Power Mode 1 Clock, and Miscellaneous Timing registers:

Table 2-2:	Programmable Clock Branches
------------	-----------------------------

Clock	Description
P2XCLK	2X clock source for the Panel interface timing. The actual rate at which the pixels are shifted out is P2XCLK divided by two.
V2XCLK	2X clock source for the CRT interface timing. The actual rate at which the pixels are shifted out is V2XCLK divided by two.
M2XCLK	Clock source for the local SDRAM controller.
MCLK	Main clock source for all functional blocks, such as the 2D engine, GPIO, Video Engine, DMA Engine.
SYSCLK <sup>1</sup>	Clock source for the system memory (CPU memory) controller. This clock also can be selected as the XScale CPU interface logic clock.

1. The definition of SYSCLK applies to the SM501, Rev C only. The M2XCLK signal on Rev A and B test chips is used to drive the system memory controller.

In the Miscellaneous Timing Register (MMIO\_base + 0x000068):

- Bits [20:16]: SYSCLK control if Power Mode 1 is selected. The power-on default for these bits is 0x09.
- Bits [12:8]: SYSCLK control if Power Mode 0 is selected. The power-on default for these bits is 0x09.

## **Current Gate and Current Clock Registers**

The Current Gate (MMIO\_base +  $0 \times 000038$ ) and Current Clock (MMIO\_base +  $0 \times 00003C$ ) registers are read-only registers that reflect the current clock control selection. When Power Mode 0 is selected, the value read from this register should be the same as the value in the Power Mode 0 Clock register.

#### Rules to Program the Power Mode Clock Registers for Clock Selection

- 1. There should be only one clock source changed at a time. To change clock source for P2XCLK, V2XCLK, MCLK, M2XCLK simultaneously may cause the internal logic normal operation to be disrupted. There should be a minimum of **16mS wait** from change one clock source to another.
- 2. When adjusting the clock rate, the PLL selection bit should be programmed first before changing the divider value for each clock source. For example, to change the P2XCLK clock rate:
  - bit 29 should be set first
  - wait for a minimum of 16ms (about one Vsync time)
  - adjust bits [28:24].

The minimum 16 ms wait is necessary for logic to settle down before the clock rate is changed.

3. There should be a minimum 16 ms wait after a clock source is changed before any operation that could result in a bus transaction.


## Power Down (Sleep Mode)

There are three ways to power down the SM501 chip (sleep mode):

- For CPU local bus interface only: MMIO\_base + 0x000068, bit 6 = 0; disable PCI ACPI mode MMIO\_base + 0x000054, bits [1:0] = 10 PCI Config register 44, bits [1:0] = xx (don't care)
- 2. For PCI bus interface only, without support PCI ACPI protocol (this method applies only to SM501 Rev C and later): MMIO\_base + 0x000068, bit 6 = 0; disable PCI ACPI mode MMIO\_base + 0x000054 bits [1:0] = 10 PCI Config register 44, bits [1:0] = xx (don't care)
- For PCI bus interface only, with support of PCI ACPI protocol: MMIO\_base + 0x000068, bit 6 = 0; enable PCI ACPI mode MMIO\_base + 0x000054, bits [1:0] = xx (don't care) PCI Config register 44, bits [1:0] = 1x (ACPI power down mode)

## **Configuration 2 Register Descriptions**

The Configuration registers control the way the SM501 chips operates. Figure 2-2 shows the layout of the configuration registers in Configuration Register Space 2.



## Figure 2-6: Configuration Register Space 2

## **PCI Master Base Address**

Read/V Power	Write -on Def	fault			MMIO_base + 0x000058 0x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Base <sub>31:20</sub> R/W Reserved										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Rese	erved							

Bit(s)	Name	Description
31:20	Base <sub>31:20</sub>	PCI Master Base Address Bits [31:20].
19:0	Reserved	These bits are reserved.

# **Endian Control**

Read/Write

MMIO\_base + 0x00005C

Power-on Default

0b0000.0000.0000.0000.0000.0000.0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						F	Reserve	d							E G4

Bit(s)	Name	Description
31:1	Reserved	These bits are reserved.
0	E	Endian Select. To program the correct endianess for the CPU, the CPU should either write 0x00000000 (for little endian) or 0xFFFFFFF (for big endian) into this register before touching any other register on the SM501. 0: Little endian. 1: Big endian.

## Device Id

Read Power-	on Def	ault			MIO_base + 0x000060 050100A0										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								iceld २							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										Revis F	sionId R			

Bit(s)	Name	Description
31:16	DeviceId	Device Identification: 0x0501.
15:8	Reserved	These bits are reserved.
7:0	RevisionId	Revision Identification: 0xA0.

# PLL Clock Count

Read Power-	on Def	ault			MIO_base + 0x000064 x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								Count २							

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:0	ClockCount	Number of clocks since enabling. These clock counts verify if there is a PLL function.

## **Miscellaneous Timing**

Read/Write

MMIO\_base + 0x000068

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Ex Reserved		erved	Xc R/W		Reserved		S <sub>SM1</sub> R/W	S <sub>M1</sub> R/W						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F	Reserve	d	S <sub>SM0</sub> R/W		S <sub>M</sub> R/V			Deb A Divide R/W R/W R/W			U R/W	Delay V R/W			

Bit(s)	Name	Descrip	Description											
31:28	Ex	SDRAM.	Extend the bus holding when the SM501 is a host bus master to access system SDRAM. The extension period starts to count down when the SM501 gets as asserted bus acknowledge signal from the CPU.											
		0000	No E	xtension		1000	Exten	d 128 Hos	t Clock					
		0001	Exter	nd 16 Host	Clock	1001	Exten	d 144 Hos	t Clock					
		0010	Exter	nd 32 Host	Clock	1010	Exten	d 160 Hos	t Clock					
		0011	Exter	nd 48 Host	Clock	1011	Exten	d 176 Hos	t Clock					
		0100	Exter	nd 64 Host	Clock	1100	Exten	d 192 Hos	t Clock					
		0101	Exter	nd 80 Host	Clock	1101	Exten	d 208 Hos	t Clock					
		0110	Exter	nd 96 Host	Clock	1110	Exten	d 224 Hos	t Clock					
		0111	Exter	nd 112 Hos	t Clock	1111	Exten	d 240 Hos	t Clock					
27:26	Reserved	These bit	s are rese	erved.										
25:24	Xc	XScale C 00: From 01: From 1x: From	clock gen HCLK pir	erated by i	nternal PL	L.								
		Note:	Bit 25 is	strapped by	GPIO31, a	and bit 24 is	strapped by	y GPIO29.						
23:21	Us	0: Disable	over cur	ent detection rent detection rent detection	on.									
22:21	Reserved	These bit	s are rese	erved.										
20	S <sub>SM1</sub>	0: 288 MH	Ηz.	lock Select Hz/240 MH			5:4 below)							
19:16	S <sub>M1</sub>	System S	DRAM C	lock Freque	ency Divide	er for PW N	lode 1.							
		0000	÷ 1	0100	÷ 16	1000	÷ 3	1100	÷ 48					
		0001	÷2	0101	÷ 32	1001	÷ 6	1101	÷ 96					
		0010	÷4	0110	÷ 64	1010	÷ 12	1110	÷ 192					
		0011	÷ 8	0111	÷ 128	1011	÷ 24	1111	÷ 384					

Bit(s)	Name	Description											
15:13	Reserved.	These bi	These bits are reserved.										
12	S <sub>SM0</sub>	0: 288 M	System SDRAM Clock Select for PW Mode 0. 0: 288 MHz. 1: 336 MHz/288 MHz/240 MHz/192 MHz (see bits 5:4 below).										
11:8	S <sub>M0</sub>	System SDRAM Clock Frequency Divider for PW Mode 0.											
		0000	÷ 1	0100	÷ 16	1000	÷ 3	1100	÷ 48				
		0001	÷ 2	0101	÷ 32	1001	÷ 6	1101	÷ 96				
		0010	÷ 4	0110	÷ 64	1010	÷ 12	1110	÷ 192				
		0011	÷ 8	0111	÷ 128	1011	÷ 24	1111	÷ 384				
7	Deb	0: Check		ig Control. erence frequequency.	uency.								
6	A	ACPI Co 0: No AC 1: ACPI	PI contro	I.									
5:4	Divider	Output F 00: 336 01: 288 10: 240 11: 192	MHz. MHz. MHz.	Selection f	or Second	PLL.							
3	U	USB Hos 0: Norma 1: Simula	al mode.	e – don't ge	enerate 1m	s pulse.							
2:0	Delay	000: No 001: Del 010: Del 011: Del 100: Del	delay. ay ½ns. ay 1ns. ay 1½ns.	ı read data	for externa	I SDRAM	memory co	ontroller.					

# Current System SDRAM Clock

Read				MMI	4IO_base + 0x00006C										
Power-	on Def	ault		0x00	000009										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				F	Reserve	d					S <sub>S</sub> R		S F	S R	

Name	Descrip	Description							
Reserved	These bi	These bits are reserved.							
Ss	0: 288 M 1: 336 M	Hz. 1Hz/288 N	/Hz/240 Mi		lz (see bit	s 5:4 in th	e Miscella	neous Timing	
S	System S	SDRAM C	Clock Freque	ency Divide	er.				
	0000	÷ 1	0100	÷ 16	1000	÷ 3	1100	÷ 48	
	0001	÷2	0101	÷ 32	1001	÷ 6	1101	÷ 96	
	0010	÷ 4	0110	÷ 64	1010	÷ 12	1110	÷ 192	
	0011	÷ 8	0111	÷ 128	1011	÷ 24	1111	÷ 384	
	Reserved Ss	ReservedThese bitSsSystem S 0: 288 M 1: 336 M register atSSSSystem S 0000 0001 0010	ReservedThese bits are resSsSystem SDRAM C 0: 288 MHz. 1: 336 MHz/288 MHz. 1: 306 MHz. 2: 30000 $\div$ 1 0000 $\div$ 4 0010 $\div$ 4	Reserved         These bits are reserved.           Ss         System SDRAM Clock Select 0: 288 MHz. 1: 336 MHz/288 MHz/240 MH register at offset 0x68).           S         System SDRAM Clock Freque 0000 ÷ 1 0100 0001 ÷ 2 0101 0010 ÷ 4 0110	Reserved         These bits are reserved.           Ss         System SDRAM Clock Select. 0: 288 MHz. 1: 336 MHz/288 MHz/240 MHz/192 MH register at offset 0x68).           S         System SDRAM Clock Frequency Divide 0000 ÷ 1 0100 ÷ 16 0001 ÷ 2 0101 ÷ 32 0010 ÷ 4 0110 ÷ 64	Reserved         These bits are reserved.           Ss         System SDRAM Clock Select. 0: 288 MHz. 1: 336 MHz/288 MHz/240 MHz/192 MHz (see bits register at offset 0x68).           S         System SDRAM Clock Frequency Divider.           0000         ÷ 1         0100         ÷ 16         1000           0001         ÷ 2         0101         ÷ 32         1001           0010         ÷ 4         0110         ÷ 64         1010	Reserved         These bits are reserved.           Ss         System SDRAM Clock Select. 0: 288 MHz. 1: 336 MHz/288 MHz/240 MHz/192 MHz (see bits 5:4 in th register at offset 0x68).           S         System SDRAM Clock Frequency Divider.           0000 $\div$ 1         0100 $\div$ 16         1000 $\div$ 3           0001 $\div$ 2         0101 $\div$ 32         1001 $\div$ 6	Reserved         These bits are reserved.           Ss         System SDRAM Clock Select. 0: 288 MHz. 1: 336 MHz/288 MHz/240 MHz/192 MHz (see bits 5:4 in the Miscellar register at offset 0x68).           S         System SDRAM Clock Frequency Divider.           0000 $\div$ 1         0100 $\div$ 16         1000 $\div$ 3         1100           0001 $\div$ 2         0101 $\div$ 32         1001 $\div$ 6         1101           0010 $\div$ 4         0110 $\div$ 64         1010 $\div$ 12         1110	

# **PCI Configuration Space**

# **Operational Register Descriptions**

The PCI specification defines the configuration space for auto-configuration (plug-and-play), and device and memory relocation.

## Summary of SM501 PCI Configuration Space Registers

Table 3-1 summarizes the PCI Configuration Space Registers.


Address	Туре	Width	Reset Value	Register Name
0x00	R	32	0x0501126F	CSR00: Vendor ID and Device ID
0x04	R/W	32	0x23000000	CSR04: Command and Status
0x08	R	32	0x380000A0	CSR08: Revision ID and Class Code
0x0D	R	8	0x00	CSR0C: Latency Timer
0x10	R/W	32	0x0000000	CSR10: Linear Frame Buffer Base Address Register
0x14	R/W	32	0x0000000	CSR14: Base Address Register for Memory Map Address
0x2C	R	32	0x0000000	CSR2C: Subsystem ID and Subsystem Vendor ID
0x30	R/W	32	0x0000000	CSR30: Expansion ROM Base Address
0x34	R	32	0x0000040	CSR34: Power Down Capability Pointer
0x3C	R/W	32	0x0000000	CSR3C: Interrupt Pin and Interrupt Line
0x40	R	32	0x06010001	CSR40: Power Down Capability Register
0x44	R/W	32	0x0000000	CSR44: Power Down Capability Data

 Table 3-1: PCI Configuration Space Register Summary

# PCI Configuration Space Register Descriptions

Figure 3-1 lists the registers available in the PCI Configuration register space.

## Figure 3-1: PCI Configuration Register Space



## **CSR00: Vendor ID and Device ID**

Read Power-	on Def	Address 0x00 Default 0x0501126F													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Devie F	ce ID २							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								lor ID २							

This register specifies the device and vendor IDs.

Bit(s)	Name	Description
31:16	Device ID	These bits are hardwired to $0 \times 0501$ to identify the SM501 device.
15:0	Vendor ID	These bits are hardwired to $0x126F$ to identify the vendor as Silicon Motion <sup>®</sup> , Inc.

# CSR04: Command and Status

Read/W	Vrite			Addre	ess 0x0	)4											
Power-	on Def	fault		0x02	30000	00											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
DPE R	R	es	DTA R	Res		'SEL R		Res		66C R	NCD R	Res					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			ResPSEMWR R/WResPBMMSIO R/WR/WR/WR/WR/WR/WR/W								IO R						

This register controls which types of PCI command cycles are supported by the SM501.

#### **Note:** Reserved bits are read only.

Bit(s)	Name	Description
31	DPE	Data Parity Error Detected. 0: Correct. 1: Error detected.
30:29	Res	These bits are reserved.
28	DTA	Received Target Abort. 0: Correct. 1: Abort detected.
27	Res	This bit is reserved.
26:25	DEVSEL	Timing Select Medium.
24:22	Res	These bits are reserved.
21	66C	66 MHz Capable.
20	NCD	New Capability Definition.
19:6	Res	These bits are reserved.
5	PSE	Palette Snooping Enable. 0: Disable. 1: Enable.
4	MWR	Memory Write and Invalidate Enable. 0: Disable. 1: Enable.
3	Res	This bit is reserved.
2	РВМ	PCI Bus Master Enable.
1	MS	Memory Space Access Enable. 0: Disable. 1: Enable.
0	Ю	I/O Space Access Enable. 0: Disable.

# CSR08: Revision ID and Class Code

Read				Addre	dress 0x08										
Power	on Def	fault		0x038000A0											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Base Class Code R								Subclass Code R							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Re	gister Le	evel Prog F	grammir R	ng Interf	face					Revis F	_			

This register specifies the silicon revision ID and the Class Code that the silicon supports.

Bit(s)	Name	Description
31:24	Base Class Code	0x03 = for Video Controller
23:16	Subclass Code	0x80 = Other Display Controller
15:8	Register Level Programming Interface	0x00 = hardwired setting
7:0	Revision ID	For example, 0xA0 = revision A; 0xB0 = revision B

# **CSR0C: Latency Timer**

Read Power	-on Def	fault		Addre 0x00	ess 0x(	)D									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			_	T R							Rese	erved			

This register specifies the latency timer that the SM501 supports for burst master mode.

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:8	LT	Latency Timer. The default for this field is 0x00.
7:0	Reserved	These bits are reserved.

# CSR10: Linear Frame Buffer Base Address Register

Read/Write Address 0x10															
Power	on Def	fault		0x000000											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Linear Addressing Memory Base R/W/R Linear Frame Buffer Base A R											Base Ac	dress		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Linea	r Frame	Buffer   R	Base Ac	dress						MB R

This register specifies the PCI configuration space for address relocation

#### **Note:** Reserved bits are read only.

Bit(s)	Name	Description
31:21	Linear Address Memory Base Address	Memory segment allocated within 64 MB boundary.  If 2 MB: Bits 26:21 = FBA (Read/Write)  If 4 MB: Bits 26:22 = FBA (Read/Write) Bit 21 = 0b  If 8 MB: Bits 26:23 = FBA (Read/Write) Bits 22:21 = 00b (Read Only)  If 16 MB: Bits 26:24 = FBA (Read/Write) Bits 23:21 = 000b (Read Only)  If 32 MB: Bit 26 = FBA (Read/Write) Bits 24:21 = 0000b (Read Only)  If 64 MB: Bit 26 = FBA (Read/Write) Bits 25:21 = 0000b (Read Only)  If 64 MB: Bits 25:21 = 0000b (Rea
20:1	Linear Frame Buffer Base Address	The default for this read-only field is 0x000000.
0	MB	Memory Base Read. The default for this bit is 0.

# CSR14: Base Address Register for Memory Map Address

	Read/WriteAddress 0x14Power-on Default0x0000000														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Memory Map Address Base Address R/W/R Memory Map Address Base Address R/W/R											Address			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Memor	y Map /	Address R	Base A	ddress	•	•				MB R

This register specifies the PCI configuration space for address relocation.

**Note:** Reserved bits are read only.

Bit(s)	Name	Description
31:21	FBA	Memory Map Address Base Address. • If One Endian: Bits [31:21] = FBA (Read/Write) • If Big and Small Endian: Bit [31:22] = FBA (Read/Write) Bit [21] = 0b (Read Only)
20:1	ABA	Memory Map Address Base Address. The default for this read-only field is 0x000000.
0	MB	Memory Base. The default for this read-only bit is 0.

# CSR2C: Subsystem ID and Subsystem Vendor ID

Read     Address 0x2C       Power-on Default     0x0000000															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Subsystem ID R														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Subsystem Vendor ID R														

This register specifies both the Subsystem device ID and the Subsystem Vendor ID.

Bit(s)	Name	Description
31:16	Subsystem ID	This System ID is written by the system BIOS during POST.
15:0	Subsystem Vendor ID	This field contains the Subsystem Vendor ID.

# **CSR30: Expansion ROM Base Address**

Read/Write     Address 0x30       Power-on Default     0x0000000															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ROM Base Address R/W														
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1										0				
Reserved											BIOS R/W				

This register specifies the expansion ROM base address.

Note:	Reserved	bits are	read only.	
1.0000	10001.00	one are	read only.	

Bit(s)	Name	Description
31:16	ROM Base Address	Memory segment allocated for BIOS ROM in 64KB boundary [15:0].
15:1	Reserved	These bits are reserved.
0	BIOS Address Decode Enable	This bit is valid only if memory space access is enabled (CSR04 bit 1 = 1). 0: Disable. 1: Enable.

# **CSR34: Power Down Capability Pointer**

Read Power-on Default Address 0x34 0x00000040

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Power Down Capability Pointer														
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
	Power Down Capability Pointer														

This register contains the address where PCI power down management registers are located.

Bit(s)	Name	Description
31:0	Power Down Capability Pointer	The Capability pointer contains the address where the PCI Power Down Management Register is located.

# **CSR3C:** Interrupt Pin and Interrupt Line

Read/WriteAddress 0x3CPower-on Default0x00000000															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	R							erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Interrupt Pin R											pt Line /W			

This register specifies the PCI interrupt pin and interrupt line.

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:8	Interrupt Pin	
7:0	Interrupt Line	

# **CSR40: Power Down Capability Register**

Read     Address 0x40       Power-on Default     0x06010001															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PCI Power Down Mana							Υ.	ement C R	apability	y (0x060	01)				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Next Capability Pointer Link List R								PCI F	Power D	own Mg F	jmt Cap R	ability ((	0x01)		

This register contains the address for PCI power-down management capabilities.

Bit(s)	Name	Description
31:16	PCI Power Down Management Capability	Offset 2. This field is hardwired to $0 \times 0601$ .
15:8	No More Extra Capability Pointer	This field is hardwired to 0x00.
7:0	PCI Power Down Management Capability ID	Offset 0. This field is hardwired to $0 \times 01$ .

## **CSR44: Power Down Capability Data**

Read/Write     Address 0x44       Power-on Default     0x00															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Data R							Reserved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PCI Power Down Mgmt Control/Status R/W									PI R/	DS W				

This register contains the address for PCI power-down management Control, Status and Data.

Bit(s)	Name	Description
31:24	Data	Offset 7. This data field is read-only.
23:16	Reserved	Offset 6.
15:2	PCI Power Down Management Control/Status	Offset 4.
1:0	PDS	Power Down Management Control and Status. 00: Power Down Management State D0. 01: Power Down Management State D1. 10: Power Down Management State D2. 11: Power Down Management State D3.

4

# **Drawing Engine**

# **Functional Description**

The SM501's Drawing Engine is designed to accelerate Microsoft's DirectDraw and Direct3D applications. The engine contains a 3-operand ALU with 256 raster operations, source and destination FIFOs, as well as a host data FIFO. The drawing engine pipeline allows single cycle operations and runs at the memory clock speed.

The SM501's Drawing Engine includes several key functions to achieve the high GUI performance. The device supports color expansion with packed mono font, color pattern fill, host BLT, stretch BLT, short stroke, line draw, and others. Dedicated pathways are designed to transfer data between host interface (HIF) bus and Drawing Engine, and memory interface (MIF) bus and Drawing Engine. In addition, the drawing engine supports rotation BIBLT for any block size, and automatic self activate rotation BLIT. This feature allows conversion between landscape and portrait display without the need for special software drivers.

# **Operational Register Descriptions**


## About the Programmer's Model

The Drawing Engine supports various drawing functions, including Bresenham line draw, short stroke line draw, BITBLT, rectangle fill, HOSTBLT, Rotation Blit, and others. Hardware clipping is supported by 4 registers, DPR2C-DPR32, which defines a rectangular clipping area.

The drawing engine supports two types of formats for its source and destination locations. One can specify location formats in X-Y coordinates, where the upper left corner of the screen is defined to be (0,0); this method is referred as X-Y addressing. Also, one can specify the location format based on its position in the display memory sequentially from the first pixel of the visible data; this method is referred as DE linear addressing, one must set DPR1E bit [3:0] = 11xx.

All Drawing Engine control registers can be accessed via memory mapping. The address is at DP\_Base + XXXh, where DP\_Base is at PCI graphics base address + 4MB + 32K.

Figure 4-1 shows how this 64kB region in the MMIO space is laid out. It controls the Drawing Engine registers.



## Figure 4-1: Drawing Engine Register Space

Summary of Drawing Engine Registers

Table 4-1 summarizes the Drawing Engine registers.

Table	4-1:	Drawing	Engine	Register	Summary
-------	------	---------	--------	----------	---------

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value	Register Name
0x100000	R/W	32	0x00000000	2D Source
0x100004	R/W	32	0x00000000	2D Destination

# Table 4-1: Drawing Engine Register Summary (Continued)

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value	Register Name
0x100008	R/W	32	0x00000000	2D Dimension
0x10000C	R/W	32	0x00000000	2D Control
0x100010	R/W	32	0x00000000	2D Pitch
0x100014	R/W	32	0x00000000	2D Foreground
0x100018	R/W	32	0x00000000	2D Background
0x10001C	R/W	32	0x00000000	2D Stretch & Format
0x100020	R/W	32	0x00000000	2D Color Compare
0x100024	R/W	32	0x00000000	2D Color Compare Mask
0x100028	R/W	32	0x00000000	2D Mask
0x10002C	R/W	32	0x00000000	2D Clip TL
0x100030	R/W	32	0x00000000	2D Clip BR
0x100034	R/W	32	0x00000000	2D Mono Pattern Low
0x100038	R/W	32	0x00000000	2D Mono Pattern High
0x10003C	R/W	32	0x00000000	2D Window Width
0x100040	R/W	32	0x00000000	2D Source Base
0x100044	R/W	32	0x00000000	2D Destination Base
0x100048	R/W	32	0x00000000	2D Alpha
0x10004C	R/W	32	0x00000000	2D Wrap
0x100050	R/W	32	0x00000000	2D Status
0x1000C8	R/W	32	0x00000000	CSC Y Source Base
0x1000CC	R/W	32	0x00000000	CSC Constants
0x1000D0	R/W	32	0x00000000	CSC Y Source X
0x1000D4	R/W	32	0x00000000	CSC Y Source Y
0x1000D8	R/W	32	0x00000000	CSC U Source Base
0x1000DC	R/W	32	0x00000000	CSC V Source Base
0x1000E0	R/W	32	0x00000000	CSC Source Dimension

Table 4-1:	Drawing Engine Register Summary (Continued)
------------	---

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value	Register Name
0x1000E4	R/W	32	0x00000000	CSC Source Pitch
0x1000E8	R/W	32	0x00000000	CSC Destination
0x1000EC	R/W	32	0x00000000	CSC Destination Dimension
0x1000F0	R/W	32	0x00000000	CSC Destination Pitch
0x1000F4	R/W	32	0x00000000	CSC Scale Factor
0x1000F8	R/W	32	0x00000000	CSC Destination Base
0x1000FC	R/W	32	0x00000000	CSC Control


1. Refer to Table 1-5 on page 29 for MMIO\_base values depending on the CPU.

# Drawing Engine Register Descriptions

## **2D Drawing Engine Registers**

The 2D Drawing Engine register space is shown in Figure 4-2.

## Figure 4-2: 2D Drawing Register Space



## 2D Source

Read/W Power-		ault			MMIO_base + 0x100000 0x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
W R/W	Res		X_K1 R/W												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								K2 /W							

Bit(s)	Name	Description
31	W	Wrap Control. 0: Disable. 1: Enable.
30	Res	This bit is reserved.
29:16	X_K1	X-coordinate of source or K1 constant for line drawing. K1 = $2 * min( dx ,  dy )$ .
15:0	Ү_К2	Y-coordinate of source or K2 constant for line drawing. K2 = $2 * (min( dx ,  dy ) - max( dx ,  dy ).$

# **2D Destination**

Read/Write Power-on Default

# MMIO\_base + 0x100004

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
W R/W	Rese	erved		X R/W											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							,	Y W							

Bit(s)	Name	Description
31	W	Wrap Control. 0: Disable. 1: Enable.
30:29	Reserved	These bits are reserved.
28:16	х	X-coordinate of destination.
15:0	Y	Y-coordinate of destination.

# 2D Dimension

Read/V Power-		ault			MMIO_base + 0x100008 0x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
F	Reserve	d		X_VL R/W											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								ET W							

Bit(s)	Name	Description
31:29	Reserved	These bits are reserved.
28:16	X_VL	Width of operation or vector length for line drawing.
15:0	Y_ET	Height of operation or error term for line drawing. ET = 2 * min( dx ,  dy ) – max( dx ,  dy ) – (XS > XD) ? 0 : 1.

## 2D Control

Read/Write

Power-on Default

MMIO\_base + 0x10000C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
S R/W	P R/W	U R/W	Q R/W	D R/W	M R/W	X R/W	Y R/W	St R/W	H R/W	LP R/W		C	Commar R/W	d	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R R/W	R2 R/W	-	ono W	RR R/W	TM R/W	TS R/W	T R/W				R( R/	DP W			

Bit(s)	Name	Description
31	S	Drawing Engine Status. 0: Stop. 1: Start.
30	P	Pattern Select. 0: Monochrome. 1: Color.
29	U	Update Destination X after Operation Control. 0: Disable. 1: Enable.

Bit(s)	Name	Descrip	tion										
28	Q	Quick Sta Dimensio 0: Disabl 1: Enable	on register has been writte e.	start the drawin n to.	ng engine after the X field in the 2D								
27	D	0: Left to	Direction Control for Operation. 0: Left to right. 1: Right to left.										
26	М	0: X axis	Major Axis for Line Drawing. 0: X axis. 1: Y axis.										
25	×	0: Positiv	X Step Control for Line Drawing. 0: Positive. 1: Negative.										
24	Y	0: Positiv	Y Step Control for Line Drawing. 0: Positive. 1: Negative.										
23	St	Stretch ir 0: Disabl 1: Enable											
22	Н	0: Color.	Host BitBlt Select.										
21	LP	0: Don't	Draw Last Pixel Control for Line Drawing. 0: Don't draw last pixel. 1: Draw last pixel.										
20:16	Command	Commar	d Code.										
		00000	BitBlt	00111	Line Draw								
		00001	Rectangle Fill	01000	Host Write								
		00010	De-Tile	01001	Host Read								
		00011	Trapezoid Fill	01010	Host Write bottom-to-top								
		00100	Alpha Blend	01011	Rotate								
		00101	RLE Strip	01100	Font								
		00110	Short Stroke	01111	Texture Load								
15	R	ROP Cor 0: ROP3 1: ROP2											
14	R2	ROP2 Co 0: ROP2 1: ROP2	ontrol. source is bitmap. source is pattern.										
13:12	Mono	00: Not p 01: Pack 10: Pack	ome Data Pack Control. acked. ed at 8-bit. ed at 16-bit. ed at 32-bit.										
11	RR	Repeat enabled, 0: Disabl 1: Enable	the drawing engine is star e.	alid when <i>Con</i> rted again at eve	nmand is 01011 (Rotate). When ery vertical sync.								

Bit(s)	Name	Description
10	ТМ	Transparency Match Select. 0: Matching pixel is opaque. 1: Matching pixel is transparent.
9	TS	Transparency Select. 0: Transparency is controlled by source. 1: Transparency is controlled by destination.
8	Т	Transparency Control. 0: Disabled. 1: Enabled.
7:0	ROP	ROP2 or ROP3 code.

For the Rotate command, the X and Y bits determine the rotation angle. For the Short Stroke command, the D, M, X, and Y bits determine the direction of the vector.

Х	Y	<b>Rotation Direction</b>
0	0	0 degrees
0	1	270 degrees
1	0	90 degrees
1	1	180 degrees

D	М	Х	Y	Vector Direction
0	0	0	0	225 degrees
0	0	0	1	135 degrees
0	0	1	0	315 degrees
0	0	1	1	45 degrees
0	1	0	0	270 degrees
0	1	0	1	90 degrees
1	0	0	0	180 degrees
1	0	1	0	0 degrees

## 2D Pitch

Read/Write

MMIO\_base + 0x100010

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
F	Reserve	d		Destination R/W											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F	Reserve	d	Source R/W												

Bit(s)	Name	Destination
31:29	Reserved	These bits are reserved.
28:16	Destination	Pitch of destination specified in pixels.
15:13	Reserved	These bits are reserved.
12:0	Source	Pitch of source specified in pixels.

## **2D Foreground**

Read/WriteMMIO_base + 0x100014Power-on Default0x00000000															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Foreground R/W														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								round W							

Bit(s)	Name	Description	Description										
31:0	Foreground	Bits Per Pixel	Bits Per Pixel Foreground Color										
		8											
		16	RGB565 color.										
		32	RGBx888 color.										

## 2D Background

MMIO\_base + 0x100018

Power-on Default

Read/Write

0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Background R/W															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Background R/W														

Name	Description											
Background	Bite Der Divel	Beekersund Celer										
	Bits Per Pixel	Background Color										
	8	Index color.										
	16	RGB565 color.										
	32	RGBx888 color.										
		Background Bits Per Pixel 8 16	Background Bits Per Pixel Background Color 8 Index color. 16 RGB565 color.									

In monochrome transparency, the *Background* must be programmed with the invert of the *Foreground* pixels in the 2D Foreground register.

# 2D Stretch & Format

MMIO\_base + 0x10001C

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Res	XY R/W	Y R/W			Res	X R/W			Res	Format R/W		Addressing R/W				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Res							Hei R/									

Bit(s)	Name	Description
31	Res	This bit is reserved.
30	XY	Pattern XY Select. 0: Only use X and Y fields in linear mode. 1: Use X and Y fields in XY mode.
29:27	Y	Pattern Y Origin. This field is only valid in linear mode ( $Addressing = 1111$ ) or when $XY$ is enabled.
26	Res	This bit is reserved.
25:23	X	Pattern X Origin. This field is only valid in linear mode ( $Addressing = 1111$ ) or when $XY$ is enabled.
22	Res	This bit is reserved.
21:20	Format	Pixel Format. 00: 8-bits per pixel. 01: 16-bits per pixel. 10: 32-bits per pixel.
19:16	Addressing	Addressing Mode. 0000: XY mode. 1111: Linear mode.
15:12	Res	These bits are reserved.
11:0	Height.	Source height when stretch is enabled.

#### 2D Color Compare

Read/WriteMMIO_base + 0x1Power-on Default0x00000000							00020	C								
31	31         30         29         28         27         26         25         24								22	21	20	19	18	17	16	
	Reserved								Color R/W							
15	14	8	7	6	5	4	3	2	1	0						
								olor /W								

Bit(s)	Name	Description	Description									
31:24	Reserved	These bits are reserved	These bits are reserved.									
23:0	3:0 Color											
		Bits Per Pixel	Color Compare									
		8	Index color.									
		16	RGB565 color.									
		32	RGB888 color.									

In monochrome transparency, the *Color* must be programmed with the same value as the *Foreground* pixels in the 2D Foreground register.

#### 2D Color Compare Mask

Read/Write

MMIO\_base + 0x100024

Power-on Default 0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Reserved								Mask R/W								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Mask R/W																

Bit(s)	Name	Description
31:24	Reserved	These bits are reserved.
23:0	Mask	Mask Bits for Color Compare. 0: Color compare always matches. 1: Color compare only matches when bits are equal.

#### 2D Mask

Read/W Power-		ault			D_base		.00028	3							
31         30         29         28         27         26         25         24         23         22         21										20	19	18	17	16	
	Byte R/W														
15													0		
	Bit R/W														

Bit(s)	Name	Description
31:16	Byte	Byte mask for each of the 16 bytes on the 128-bit memory bus. 0: Disable write. 1: Enable write.
15:0	Bit	Bit mask for 8- and 16-bits per pixel modes. 0: Disable write. 1: Enable write.

# 2D Clip TL

Read/V Power-		fault			MMIO_base + 0x10002C 0x0000000										
31	30	29	28	27	27 26 25 24 23 22 21 20 19 18 17 16										16
	Top R/W														
15	14	13	12	11	1 10 9 8 7 6 5 4 3 2 1									1	0
Rese	erved	E R/W	S R/W						Le R/						

Bit(s)	Name	Description
31:16	Тор	Top Coordinate of Clipping Rectangle.
15:14	Reserved	These bits are reserved.
13	E	Clipping Control. 0: Disable. 1: Enable.
12	S	Clipping Select Control. 0: Write outside clipping rectangle disabled. 1: Write inside clipping rectangle disabled.
11:0	Left	Left Coordinate of Clipping Rectangle.

## 2D Clip BR

Read/V Power-		ault			D_base		.0003(	D							
31         30         29         28         27         26         25								23	22	21	20	19	18	17	16
	Bottom R/W														
15 14 13 12 11 10 9 8 7 6									6	5	4	3	2	1	0
F	Reserved								Right R/W						

Bit(s)	Name	Description
31:16	Bottom	Bottom Coordinate of Clipping Rectangle.
15:13	Reserved	These bits are reserved.
12:0	Right	Right Coordinate of Clipping Rectangle.

## 2D Mono Pattern Low

MMIO\_base + 0x100034

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Pattern R/W															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Pattern R/W														

Bit(s)	Name	Description
31:0	Pattern	Bits [31:0] of monochrome pattern.

#### 2D Mono Pattern High

Read/V		Sa 14			MMIO_base + 0x100038 0x0000000										
Power	on Def	aun		0x00	100000	50									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								tern /W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								tern /W							

Bit(s)	Name	Description
31:0	Pattern	Bits [63:32] of monochrome pattern.

#### 2D Window Width

MMIO\_base + 0x10003C

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
F	Reserve	d		Destination R/W											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F	Reserved Source R/W														

Bit(s)	Name	Description
31:29	Reserved	These bits are reserved.
28:16	Destination	Width of destination window specified in pixels.
15:13	Reserved	These bits are reserved.
12:0	Source	Width of source window specified in pixels.

#### 2D Source Base

Read/WriteMMIO_base + 0x100040Power-on Default0x00000000															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		Ext R/W	CS R/W						lress /W				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Address 0000 R/W									00	

Bit(s)	Name	Destination	
31:28	Reserved	These bits are reserved.	
27	Ext	Memory Selection. 0: Local memory. 1: External memory.	
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.	
25:4	Address	Memory address of source window with 128-bit alignment.	
3:0	0000	These bits are hardwired to zeros.	

## **2D Destination Base**

Read/Write

 $MMIO\_base + \texttt{0x100044}$ 

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved     Ext R/W     CS R/W     Address R/W														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Address R/W											0 0	00			

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.

Bit(s)	Name	Description
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory address of destination window with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

## 2D Alpha

Read/Write

 $MMIO\_base + \texttt{0x100048}$ 

Power-on Default 0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved										Alp R/	oha W				

Bit(s)	Name	Description
31:8	Reserved	These bits are reserved.
7:0	Alpha	Alpha Value for Alpha Blend.

#### 2D Wrap - Width and Height

Read/Write

 $MMIO\_base + \texttt{0x10004C}$ 

Power-on Default 0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Width R/W														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Height R/W														

Bit(s)	Name	Description
31:16	Width	Horizontal pitch (H_Pitch) in pixels.
15:0	Height	Vertical pitch (V_Pitch) in lines.

#### 2D Status

	Read/WriteMMIO_base + 0x100050Power-on Default0x0000000														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved											CSC R/W	2D R/W			


Bit(s)	Name	Description
31:2	Reserved	These bits are reserved.
1	CSC	Color Space Conversion Interrupt Status. Write a 0 into this field to clear the interrupt status. 0: CSC not active or job not done. 1: CSC interrupt.
0	2D	2D Engine Interrupt Status. Write a 0 into this field to clear the interrupt status. 0: 2D not active or job not done. 1: 2D interrupt.

Silicon Motion<sup>®</sup>, Inc. Company Confidential

#### **Color Space Conversion Registers**

The Color Space Conversion register space is shown in Figure 4-3.

#### Figure 4-3: Color Space Conversion Register Space



#### CSC Y Source Base (UV Source Base in 420i)

Read/Write

 $MMIO\_base + \texttt{0x1000C8}$ 

Power-on Default 0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved         Ext R/W         CS R/W         Address R/W										i i					
15	14	13	12	11	10	9 8 7 6 5 4 3 2 1 0									0
Address R/W												0 0	0.0		

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory Address of Source Y-plane with 128-bit Alignment.
3:0	0000	These bits are hardwired to zeros.

## **CSC** Constants

Read/WriteMMIO_base + 0x1000C0Power-on Default0x00000000								C								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	Y R/W							R R/W								
15	15 14 13 12 11 10 9 8							7	6	5	4	3	2	1	0	
	G R/W										-	3 ′W				

Bit(s)	Name	Description
31:24	Y	Y Conversion Constant (luminosity).
23:16	R	Red Conversion Constant.
15:8	G	Green Conversion Constant.
7:0	В	Blue Conversion Constant.

## CSC Y Source X

	Read/WriteMMIO_base + 0x1000D0Power-on Default0x00000000														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved			X <sub>I</sub> R/W										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X <sub>F</sub> R/W											F	Reserve	d		

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27:16	XI	Integer Part of Starting X-coordinate into Y-plane.
15:3	X <sub>F</sub>	Fractional Part of Starting X-coordinate into Y-plane.
2:0	Reserved	These bits are reserved.

## CSC Y Source Y

Read/V	Vrite			MMIO_base + 0x1000D4											
Power	on Def	fault		0x00	0x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved			Y <sub>I</sub> R/W										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Y <sub>F</sub> R/W								F	Reserve	d

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27:16	Y <sub>I</sub>	Integer Part of Starting Y-coordinate into Y-plane.
15:3	Y <sub>F</sub>	Fractional Part of Starting Y-coordinate into Y-plane.
2:0	Reserved	These bits are reserved.

## **CSC U Source Base**

Read/V Power-		fault			D_base 00000		.0000	8								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	Reserved Ext R/W					CS Address /W R/W										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Address R/W											0 0	00			

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory Address of source Y-plane with 128-bit Alignment.
3:0	0000	These bits are hardwired to zeros.

## CSC V Source Base

Read/V Power-		ault			D_base		.000D	C							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		Ext R/W	CS R/W						lress /W				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Add R/	ress W							0 0	00	

Bit(s)	Name	Description	
31:28	Reserved	These bits are reserved.	
27	Ext	Memory Selection. 0: Local memory. 1: External memory.	
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.	
25:4	Address	Memory Address of source Y-plane with 128-bit Alignment.	
3:0	0000	These bits are hardwired to zeros.	

# **CSC Source Dimension**

Read/V Power-		ault			O_base		.000E(	)							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Width R/W														
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											0			
Height R/W															

Bit(s)	Name	Description
31:16	Width	Width of Source in Pixels.
15:0	Height	Height of Source in Lines.

## **CSC Source Pitch**

Read/V	Vrite			MMIO_base + 0x1000E4											
Power	on Def	fault		0x00	0x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Y R/W														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							U R/	IV ′W							

Bit(s)	Name	Destination
31:16	Y	Pitch of Y-plane specified in bytes ÷ 16.
15:0	UV	Pitch of UV-planes specified in bytes ÷ 16.

#### **CSC** Destination

Read/Write

 $MMIO\_base + 0x1000E8$ 

Power-on Default

31	30	29	28	27	27         26         25         24         23         22         21         20         19         18         17         16											
W R/W	F	Reserve	d		X R/W											
15	14	13	12	11	11 10 9 8 7 6 5 4 3 2 1									0		
	Rese	erved							` R∕	Y MM/						

Bit(s)	Name	Description
31	W	Wrap Control. 0: Disable. 1: Enable.
30:28	Reserved	These bits are reserved.
27:16	Х	X-coordinate of Destination.
15:12	Reserved	These bits are reserved.
11:0	Y	Y-coordinate of Destination.

## **CSC** Destination Dimension

Read/WriteMMIO_base + 0x1000ECPower-on Default0x00000000															
31	30	29	28	27	26         25         24         23         22         21         20         19         18         17         16										
	Width R/W														
15	14	13	12	11	11 10 9 8 7 6 5 4 3 2 1 0										0
Height R/W															

Bit(s)	Name	Description
31:16	Width	Width of Destination.
15:0	Height	Height of Destination.

#### **CSC** Destination Pitch

Read/V Power-		fault			O_base		000F	0						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
								X /W						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
								Y /W						

Bit(s)	Name	Description			
31:16	16     X     Horizontal Pitch of Destination specified in bytes ÷ 16.				
15:0	Y	Vertical Pitch of Destination specified in pixels.			

16

0

## **CSC Scale Factor**

Read/WriteMMIO_base + 0x1000F4Power-on Default0x0000000											
31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16										
	X R/W										
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
	Y R/W										

Bit(s)	Name	Description
31:16	Х	Horizontal scale factor specified in 3.13 format. Scale factor = $2^{13} * (Width_S - 1) / (Width_D - 1)$ .
15:0	Y	Vertical scale factor specified in 3.13 format. Scale factor = $2^{13} * (\text{Height}_{S} - 1) / (\text{Height}_{D} - 1)$ .

## **CSC** Destination Base

Read/Write

MMIO\_base + 0x1000F8

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	Rese	erved		Ext R/W	CS R/W		Address R/W										
15	14	13	12	11	10	9 8 7 6 5 4 3 2 1 0											
Address R/W											0 0	00					

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory Address of Destination Window with 128-bit Alignment.
3:0	0000	These bits are hardwired to zeros.

## **CSC Control**

Read/Write

MMIO\_base + 0x1000FC

0x00000000

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
S R/W		Format <sub>s</sub> R/W	3	Forr R/	nat <sub>D</sub> W	H R/W	V R/W	B R/W	Reserved						
15	14	13	12	11	10	9	8	7	6         5         4         3         2         1         0				0		
	Reserved														

Bit(s)	Name	Descr	Description									
31	S	0: Stop	Color Space Conversion Control. 0: Stop. 1: Start.									
30:28	Format <sub>S</sub>	Source	Source Pixel Format.									
		000	YUV422	100	Reserved							
		001	YUV420I	101	Reserved							
		010	YUV420	110	RGB565							
		011	Reserved	111	RGBx888							
27:26	Format <sub>D</sub>	00: RG	Destination Pixel Format. 00: RGB565. 01: RGBx888.									
25	Н	Horizor 0: Disa 1: Enat										
24	V	Vertical 0: Disa 1: Enat										
23	В	Byte O	rder for YUV422 and YUV	/4201.								
			YUV422	Y	UV420I							
		0	YUYV	U	VUV							
		1	UYVY	V	UVU							
22:0	Reserved	These	These bits are reserved.									



# **Display Controller**

SM501 MSOC<sup>™</sup> Databook

Preliminarv

# **Operational Register Descriptions**

#### About the Programmer's Model

The SM501 integrates a concurrent video processor to control LCD display. Some of the features are:

- Background graphic supports from 4-bit index color, 8-bit index color, 15-bit direct color, and 16-bit direct color. Background graphic can be programmed to pan to the left/right and to up/down automatically according to number of VSYNC.
- Support 1 independent video surface using hardware scaling for any size of video windows at any location of the screen display and using hardware YUV to RGB color space conversion.
- Support 1 Alpha blend surface at any location of the screen display. It can use as hardware cursor or popup icon or sub picture for the video. Data format is 4-bit alpha and 4-bit color.
- The LCD module manages data flow and generate timing to select LCD display. It provides support for 18-bit and 24-bit TFT and 8-bit DSTN panel up to SXGA resolution.

The Video Processor Control Registers specify the control registers for Video Processor. The Video Processor Control Registers can only be accessed through memory-mapping.

#### Summary of Display Controller Registers

Table 5-1 summarizes the Display Controller registers.

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value <sup>2</sup>	Register Name
Panel Graphic	s Control			
0x080000	R/W	32	0x00010000	Panel Display Control
0x080004	R/W	32	Undefined	Panel Panning Control
0x080008	R/W	32	Undefined	Panel Color Key
0x08000C	R/W	32	Undefined	Panel FB Address
0x080010	R/W	32	Undefined	Panel FB Offset/Window Width
0x080014	R/W	32	Undefined	Panel FB Width
0x080018	R/W	32	Undefined	Panel FB Height
0x08001C	R/W	32	Undefined	Panel Plane TL Location

#### Table 5-1: Display Controller Register Summary

## Table 5-1: Display Controller Register Summary (Continued)

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value <sup>2</sup>	Register Name
0x080020	R/W	32	Undefined	Panel Plane BR Location
0x080024	R/W	32	Undefined	Panel Horizontal Total
0x080028	R/W	32	Undefined	Panel Horizontal Sync
0x08002C	R/W	32	Undefined	Panel Vertical Total
0x080030	R/W	32	Undefined	Panel Vertical Sync
0x080034	R	32	0b0000.0000.0000.0000. 0000.0XXX.XXXX.XX	Panel Current Line
Video Control				
0x080040	R/W	32	0b0000.0000.0000.0001. X000.0000.0000.0000	Video Display Control
0x080044	R/W	32	Undefined	Video FB 0 Address
0x080048	R/W	32	Undefined	Video FB Width
0x08004C	R/W	32	Undefined	Video FB 0 Last Address
0x080050	R/W	32	Undefined	Video Plane TL Location
0x080054	R/W	32	Undefined	Video Plane BR Location
0x080058	R/W	32	0x0000000	Video Scale
0x08005C	R/W	32	0x0000000	Video Initial Scale
0x080060	R/W	32	0x00EDEDED	Video YUV Constants
0x080064	R/W	32	Undefined	Video FB 1 Address
0x080068	R/W	32	Undefined	Video FB 1 Last Address
Video Alpha C	Control			
0x080080	R/W	32	0x0000000	Video Alpha Display Control
0x080084	R/W	32	Undefined	Video Alpha FB Address
0x080088	R/W	32	Undefined	Video Alpha FB Offset/Window Width
0x08008C	R/W	32	Undefined	Video Alpha FB Last Address
0x080090	R/W	32	Undefined	Video Alpha Plane TL Location
0x080094	R/W	32	Undefined	Video Alpha Plane BR Location

Table 5-1:	Display	/ Controller	Register	Summary	(Continued)
------------	---------	--------------	----------	---------	-------------

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value <sup>2</sup>	Register Name
0x080098	R/W	32	0x0000000	Video Alpha Scale
0x08009C	R/W	32	0x0000000	Video Alpha Initial Scale
0x0800A0	R/W	32	Undefined	Video Alpha Chroma Key
0x0800A4 - 0x0800C0	R/W	32	Undefined	Video Alpha Color Lookup
Panel Cursor	Control			
0x0800F0	R/W	32	Undefined	Panel HWC Address
0x0800F4	R/W	32	Undefined	Panel HWC Location
0x0800F8	R/W	32	Undefined	Panel HWC Color 1 & 2
0x0800FC	R/W	32	Undefined	Panel HWC Color 3
Alpha Contro	l			
0x080100	R/W	32	0x00010000	Alpha Display Control
0x080104	R/W	32	Undefined	Alpha FB Address
0x080108	R/W	32	Undefined	Alpha FB Offset/Window Width
0x08010C	R/W	32	Undefined	Alpha Plane TL Location
0x080110	R/W	32	Undefined	Alpha Plane BR Location
0x080114	R/W	32	Undefined	Alpha Chroma Key
0x080118 - 0x080134	R/W	32	Undefined	Alpha Color Lookup
CRT Graphics	s Control			
0x080200	R/W	32	0x00010000	CRT Display Control
0x080204	R/W	32	Undefined	CRT FB Address
0x080208	R/W	32	Undefined	CRT FB Offset/Window Width
0x08020C	R/W	32	Undefined	CRT Horizontal Total
0x080210	R/W	32	Undefined	CRT Horizontal Sync
0x080214	R/W	32	Undefined	CRT Vertical Total
0x080218	R/W	32	Undefined	CRT Vertical Sync


Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value <sup>2</sup>	Register Name				
0x08021C	R/W	32	Undefined	CRT Signature Analyzer				
0x080220	R	32	0b0000.0000.0000.0000. 0000.0XXX.XXXX.XX	CRT Current Line				
0x080224	R/W	32	0b0000.0000.XXXX.XXXX. XXXX.XXXX.XXXX.XX	CRT Monitor Detect				
CRT Cursor C	Control							
0x080230	R/W 32		Undefined	CRT HWC Address				
0x080234	R/W	32	Undefined	CRT HWC Location				
0x080238	R/W	32	Undefined	CRT HWC Color 1 & 2				
0x08023C	R/W	32	Undefined	CRT HWC Color 3				
Palette RAM								
0x080400 - 0x0807FC	R/W	32	Undefined	Panel Palette RAM				
0x080800 - 0x080BFC	R/W	32	Undefined	Video Palette RAM				
0x080C00 - 0x080FFC	R/W	32	Undefined	CRT Palette RAM				

Table 5-1:	Display	/ Controller	Register	Summary	(Continued)
	Diopia		i togiotoi	Gammary	

Refer to Table 1-5 on page 29 for MMIO\_base values depending on the CPU.
 In the reset values, "X" indicates don't care.


#### **Display Controller Register Descriptions**

Figure 5-1 shows how this 64kB region in the MMIO space is laid out. It controls the backend of the display controller as shown in Figure 5-2.










#### **Panel Graphics Control Registers**


Figure 5-3 shows the layout of the Panel Graphics Control registers.





To understand video windowing, please refer to Figure 5-4. Here a window is created inside a much large frame buffer. That window is then being displayed on the panel as the Panel Graphics Plane.

## Figure 5-4: Video Windowing



## **Panel Display Control**

Read/Write

MMIO\_base + 0x080000

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res			En R/W	Bias R/W	Data R/W	VDD R/W	DP R/W	TFT R/W		DE R/W	LCD R/W		FIFO R/W		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	CP R/W	VSP R/W	HSP R/W	Res		CK R/W	TE R/W	VPD R/W	VP R/W	HPD R/W	HP R/W	γ R/W	E R/W	For R/	

Bit(s)	Name	Description
31:28	Res	These bits are reserved.
27	En	Control FPEN Output Pin. 0: Driven low. 1: Driven high.
26	Bias	Control VBIASEN Output Pin. 0: Driven low. 1: Driven high.
25	Data	Panel Control Signals and Data Lines Enable. 0: Disable panel control signals and data lines. 1: Enable panel control signals and data lines.
24	VDD	Control FPVDDEN Output Pin. 0: Driven low. 1: Driven high.
23	DP	Select TFT Dithering Pattern. 0: 4-gray level dithering pattern. 1: 8-gray level dithering pattern.
22:21	TFT	Select TFT Panel Interface. 00: 24-bit RGB 8:8:8. 01: 9-bit RGB 3:3:3. 10: 12-bit RGB 4:4:4.
20	DE	Enable TFT Dithering. 0: Disable. 1: Enable.
19:18	LCD	Select LCD Type. 00: TFT panel. 10: 8-bit STN panel. 11: 12-bit STN panel.
17:16	FIFO	Panel Data FIFO Request Level. When the FIFO empty level reaches the level specified, a FIFO read request will be generated. 00: 1 or more entries empty. 01: 3 or more entries empty. 10: 7 or more entries empty. 11: 11 or more entries empty.
15	Res	This bit is reserved.
14	СР	Clock Phase Select. 0: Clock active high. 1: Clock active low.

Bit(s)	Name	Description
13	VSP	Vertical Sync Pulse Phase Select. 0: Vertical sync pulse active high. 1: Vertical sync pulse active low.
12	HSP	Horizontal Sync Pulse Phase Select. 0: Horizontal sync pulse active high. 1: Horizontal sync pulse active low.
11:10	Res	These bits are reserved.
9	СК	Enable Color Key. 0: Disable color key. 1: Enable color key.
8	TE	Enable Panel Timing. 0: Disable panel timing. 1: Enable panel timing.
7	VPD	Vertical Panning Direction. 0: Panning down. 1: Panning up.
6	VP	Enable Automatic Vertical Panning. 0: Disable. 1: Enable.
5	HPD	Horizontal Panning Direction. 0: Pan to the right. 1: Pan to the left.
4	HP	Enable Automatic Horizontal Panning. 0: Disable. 1: Enable.
3	γ	Enable Gamma Control. Gamma control can only be enabled in RGB 5:6:5 and RGB 8:8:8 modes. 0: Disable. 1: Enable.
2	E	Panel Graphics Plane Enable. 0: Disable panel graphics plane. 1: Enable panel graphics plane.
1:0	Format	Panel Graphics Plane Format. 00: 8-bit indexed mode. 01: 16-bit RGB 5:6:5 mode. 10: 32-bit RGB 8:8:8 mode.

# Panel Panning Control

	ead/WriteMMIO_base + 0x080004ower-on DefaultUndefined														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	VPan R/W							Rese	Reserved VWait R/W						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	HPan R/W								erved			HV R/	Vait W		

Bit(s)	Name	Description
31:24	VPan	Number of lines to pan vertically.
23:22	Reserved	These bits are reserved.
21:16	VWait	Number of vertical sync pulses for each vertical pan.
15:8	HPan	Number of pixels to pan horizontally.
7:6	Reserved	These bits are reserved.
5:0	HWait	Number of horizontal sync pulses for each horizontal pan.

## Panel Color Key

Read/V Power-		ault		MMIO_base + 0x080008 Undefined											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Mask R/W														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Value R/W														

Bit(s)	Name	Description
31:16	Mask	Color key mask for video window plane.
15:0	Value	Color key value for video window plane.

## Panel FB Address

 $MMIO\_base + 0x08000C$ 

Power-on Default

Undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
S R/W	F	Reserve	d	Ext R/W	CS R/W	Address R/W									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Address R/W												0 0	00	

Bit(s)	Name	Description
31	S	Status Bit. 0: No flip pending. 1: Flip pending.
30:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory address of frame buffer for the panel graphics plane with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

#### Panel FB Offset/Window Width

Read/Write

 $MMIO\_base + \texttt{0x080010}$ 

Undefined

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Rese	erved		Window Width R/W										0000				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Rese	erved						Offset /W						0 0	00			

Bit(s)	Name	Description
31:30	Reserved	These bits are reserved.
29:20	Window Width	Number of bytes per line of the panel graphics window specified in 128-bit aligned bytes.

Bit(s)	Name	Description
19:16	0000	These bits are hardwired to zeros.
15:14	Reserved	These bits are reserved.
13:4	FB Offset	Number of 128-bit aligned bytes per line of the FB graphics plane.
3:0	0000	These bits are hardwired to zeros.

## Panel FB Width

Read/Write

MMIO\_base + 0x080014

Undefined

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved			FB Width R/W										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved							) R/	K W					

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27:16	FB Width	Width of FB graphics window specified in pixels.
15:12	Reserved	These bits are reserved.
11:0	Х	Starting x-coordinate of panel graphics window specified in pixels.

# Panel FB Height

Read/V Power-		ault		MMI Under	O_base fined	+ 0x0	80018	3							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved								leight W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved							R/	I					

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27:16	FB Height	Height of FB graphics window specified in lines.
15:12	Reserved	These bits are reserved.
11:0	Y	Starting y-coordinate of panel graphics window specified in lines.

## Panel Plane TL Location

Read/V Power		fault		MMI Unde	O_base fined	+ 0xC	80010	2							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	F	Reserve	d							Top R/W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	F	Reserve	d							Left R/W					

Bit(s)	Name	Description
31:27	Reserved	These bits are reserved.
26:16	Тор	Top location of the panel graphics plane specified in lines.
15:11	Reserved	These bits are reserved.
10:0	Left	Left location of the panel graphics plane specified in pixels.

## Panel Plane BR Location

Read/W Power-		ault		MMI Under	$O_base + 0x080020$										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	F	Reserve	d							Bottom R/W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	F	Reserve	d							Right R/W					

Bit(s)	Name	Description
31:27	Reserved	These bits are reserved.
26:16	Bottom	Bottom location of the panel graphics plane specified in lines.
15:11	Reserved	These bits are reserved.
10:0	Right	Right location of the panel graphics plane specified in pixels.

## **Panel Horizontal Total**

Read/V Power-		fault			MMIO_base + 0x080024 Undefined										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved								H R/						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								H[ R/						

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27:16	НТ	Panel horizontal total specified as number of pixels - 1.
15:12	Reserved	These bits are reserved.
11:0	HDE	Panel horizontal display end specified as number of pixels - 1.

# Panel Horizontal Sync

	Read/WriteMMIO_base + 0x08002Power-on DefaultUndefined						80028	3							
31	31 30 29 28 27 26 25 24						24	23	22	21	20	19	18	17	16
			Rese	erved				HSW R/W							
15	15 14 13 12 11 10 9 8							7	6	5	4	3	2	1	0
	Reserved								H R/	-					

Bit(s)	Name	Description
31:24	Reserved	These bits are reserved.
23:16	HSW	Panel horizontal sync width specified in pixels.
15:12	Reserved	These bits are reserved.
11:0	HS	Panel horizontal sync start specified as pixel number - 1.

## **Panel Vertical Total**

					O_base fined	+ 0x0	80020	7							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									VT R/W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved								VDE R/W						

Bit(s)	Name	Description
31:27	Reserved	These bits are reserved.
26:16	VT	Panel vertical total specified as number of lines - 1.
15:11	Reserved	These bits are reserved.
10:0	VDE	Panel vertical display end specified as number of lines - 1.

# **Panel Vertical Sync**

	ower-on Default Und					$O_{base} + 0 \times 080030$											
31	30	29	28	27	26         25         24         23         22         21         20         19         18         17         16												
				Rese	erved					VSH R/W							
15	14	13	12	11	10 9 8 7 6 5 4 3 2 1									1	0		
	F	Reserve	d							VS R/W							

Bit(s)	Name	Description
31:22	Reserved	These bits are reserved.
21:16	VSH	Panel vertical sync height specified in lines.
15:11	Reserved	These bits are reserved.
10:0	VS	Panel vertical sync start specified as line number - 1.

## **Panel Current Line**

Read Power-	on Def	ault			O_base			4 )000.	0000.	0XXX	. XXXX	.xxxx	[	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
Reserved														


15	14	13	12	11	10	10 9 8 7 6 5 4 3 2 1									
	Reserved									Line R					

Bit(s)	Name	Description
31:11	Reserved	These bits are reserved.
10:0	Line	Panel current line being fetched.

16

#### **Video Control Registers**

Figure 5-5 shows the layout of the Video Control registers.



#### Figure 5-5: Video Control Register Space

#### **Video Display Control**

Read/Write Power-on Default MMIO\_base + 0x080040

0b0000.0000.0000.0001.x000.0000.0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved											FIFO R/W			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Buf R	CB R/W	DB R/W	BS R/W	VS R/W	HS R/W	VI R/W	HI R/W	Pixel γ E R/W R/W						For R/	

Bit(s)	Name	Description
31:18	Reserved	These bits are reserved.
17:16	FIFO	Video Data FIFO Request Level. When the FIFO empty level reaches the level specified, a FIFO read request will be generated. 00: 1 or more entries empty. 01: 3 or more entries empty. 10: 7 or more entries empty. 11: 11 or more entries empty.

Bit(s)	Name	Description
15	Buf	Current Video Frame Buffer Used. This bit is read-only. 0: Buffer 0. 1: Buffer 1.
14	СВ	Use Capture Frame Buffer as Video Frame Buffer. 0: Disable. 1: Enable.
13	DB	Enable Double Buffering. 0: Disable. 1: Enable.
12	BS	Enable Byte Swapping for YUV Data. 0: Disable (YUYV). 1: Enable (UYVY).
11	VS	Force Vertical Scale Factor to ½. 0: Disable. 1: Enable.
10	HS	Force Horizontal Scale Factor to ½. 0: Disable. 1: Enable.
9	VI	Enable Vertical Interpolation. 0: Disable. 1: Enable.
8	HI	Enable Horizontal Interpolation. 0: Disable. 1: Enable.
7:4	Pixel	Starting Pixel Number for Smooth Pixel Panning.
3	γ	Enable Gamma Control. Gamma control can be enabled only in RGB 5:6:5 and RGB 8:8:8 modes. 0: Disable. 1: Enable.
2	E	Video Plane Enable. 0: Disable video plane. 1: Enable video plane.
1:0	Format	Video Plane Format. 00: 8-bit indexed mode. 01: 16-bit RGB 5:6:5 mode. 10: 32-bit RGB 8:8:8 mode. 11: 16-bit YUYV mode.

#### Video FB 0 Address

 $MMIO\_base + 0x080044$ 

Power-on Default

Undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
S R/W	F	Reserve	d	Ext R/W	CS R/W		Address R/W												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	Address R/W											0 0	00						

Bit(s)	Name	Description
31	S	Status Bit. 0: No flip pending. 1: Flip pending.
30:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory address of frame buffer 0 for the video plane with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

## Video FB Width

Read/Write MMIO\_base + 0x080048

Undefined

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Rese	Reserved Width R/W									0000					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved	Offset R/W									0000				

Bit(s)	Name	Description
31:30	Reserved	These bits are reserved.
29:20	Width	Number of bytes per line of the video plane specified in 128-bit aligned bytes.

Bit(s)	Name	Description
19:16	0000	These bits are hardwired to zeros.
15:14	Reserved	These bits are reserved.
13:4	Offset	Number of 128-bit aligned bytes per line of the video plane.
3:0	0000	These bits are hardwired to zeros.

## Video FB 0 Last Address

Read/Write

MMIO\_base + 0x08004C

Undefined

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved     Ext     CS     Address       R/W     R/W     R/W														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Address R/W										0 0	00				

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory address of last byte of frame buffer 0 for the video plane with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

## Video Plane TL Location

Read/V Power-		ault		MMI0 Undef		+ 0x0	80050	C							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved					Top R/W									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									Left R/W					

Bit(s)	Name	Description
31:27	Reserved	These bits are reserved.
26:16	Тор	Top location of the video plane specified in lines.
15:11	Reserved	These bits are reserved.
10:0	Left	Left location of the video plane specified in pixels.

## Video Plane BR Location

Read/ Power	Write -on Det	fault		MMI Unde	O_base fined	+ 0x0	8005	4							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									Bottom R/W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	F	Reserve	d							Right R/W					

Bit(s)	Name	Description
31:27	Reserved	These bits are reserved.
26:16	Bottom	Bottom location of the video plane specified in lines.
15:11	Reserved	These bits are reserved.
10:0	Right	Right location of the video plane specified in pixels.

### Video Scale

Read/Write

 $MMIO\_base + 0 \texttt{x} 0 \texttt{8} 0 \texttt{0} \texttt{5} \texttt{8}$ 

_		
Power-on	Defaul	t

	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
VS R/W	Reserved				VScale R/W										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HS R/W		Reserve			10	•	U		HSo R/	cale	-	•	-	•	1

Bit(s)	Name	Description
31	VS	Select Vertical Video Scaling. 0: Video expands vertically. 1: Video shrinks vertically.
30:28	Reserved	These bits are reserved.
27:16	VScale	Vertical Video Scale Factor. For expansion: VScale = height <sub>src</sub> / height <sub>dest</sub> * $2^{12}$ . For shrinking: VScale = height <sub>dest</sub> / height <sub>src</sub> * $2^{12}$ .
15	HS	Select Horizontal Video Scaling. 0: Video expands horizontally. 1: Video shrinks horizontally.
14:12	Reserved	These bits are reserved.
11:0	HScale	Horizontal Video Scale Factor. For expansion: HScale = width <sub>src</sub> / width <sub>dest</sub> * $2^{12}$ . For shrinking: HScale = width <sub>dest</sub> / width <sub>src</sub> * $2^{12}$ .

## Video Initial Scale

Read/V Power-		ault			D_base	+ 0x0 00	80050	7							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved							VSc R/						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									ale <sub>0</sub> W					

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27:16	VScale <sub>1</sub>	Initial vertical scale factor for video buffer 1.
15:12	Reserved	These bits are reserved.
11:0	VScale <sub>0</sub>	Initial vertical scale factor for video buffer 0.

# Video YUV Constants

Read/V Power		fault			O_base EDEDI		8006	0							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Y R/W							R R/W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	G R/W											3 /W			

Bit(s)	Name	Description
31:24	Y	Y Adjustment.
23:16	R	Red Conversion Constant.
15:8	G	Green Conversion Constant.
7:0	В	Blue Conversion Constant.

# Video FB 1 Address

	Read/WriteMMIO_base + $0 \times 080064$ Power-on DefaultUndefined21202827262524232321														
31	30	29	28	27	26	25         24         23         22         21         20         19         18									16
S R/W				Ext R/W	CS R/W R/W					Add	ress				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Address R/W												0 0	00	

Bit(s)	Name	Description
31	S	Status Bit. 0: No flip pending. 1: Flip pending.
30:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory address of frame buffer 1 for the video plane with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

# Video FB 1 Last Address


Read/V Power-		ault			MMIO_base + 0x080068 Undefined										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		Ext R/W	CS R/W	Address R/W									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Address R/W										0 0	00			

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory address of last byte of frame buffer 1 for the video plane with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

#### Video Alpha Control Registers

Figure 5-6 shows the layout of the Video Alpha Control registers.





### Video Alpha Display Control

Read/Write

Power-on Default

MMIO\_base + 0x080080 0x00010000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
F	Reserve	d	Sel Alpha R/W R/W				Reserved						FIFO R/W		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved		VS R/W	HS R/W	VI R/W	HI R/W	Pixel R/W				CK R/W	E R/W	-	mat W

Bit(s)	Name	Description
31:29	Reserved	These bits are reserved.
28	Sel	Alpha Select. 0: Use per-pixel alpha values. 1: Use alpha value specified in <i>Alpha</i> .
27:24	Alpha	Video Alpha Plane Alpha Value. This field is only valid when the Sel bit is 1.

Bit(s)	Name	Description
23:18	Reserved	These bits are reserved.
17:16	FIFO	Video Alpha Data FIFO Request Level. When the FIFO empty level reaches the level specified, a FIFO read request will be generated. 00: 1 or more entries empty. 01: 3 or more entries empty. 10: 7 or more entries empty. 11: 11 or more entries empty.
15:12	Reserved	These bits are reserved.
11	VS	Force Vertical Scale Factor to ½. 0: Disable. 1: Enable.
10	HS	Force Horizontal Scale Factor to ½. 0: Disable. 1: Enable.
9	VI	Enable Vertical Interpolation. 0: Disable. 1: Enable.
8	HI	Enable Horizontal Interpolation. 0: Disable. 1: Enable.
7:4	Pixel	Starting Pixel Number for Smooth Pixel Panning.
3	СК	Enable Chroma Key. 0: Disable. 1: Enable.
2	E	Video Alpha Plane Enable. 0: Disable video plane. 1: Enable video plane.
1:0	Format	Video Alpha Plane Format. 00: 8-bit indexed mode. 01: 16-bit RGB 5:6:5 mode. 10: 8-bit indexed αl 4:4 mode. 11: 16-bit αRGB 4:4:4:4 mode.

### Video Alpha FB Address

Read/Write	
------------	--

 $MMIO\_base + 0x080084$ 

Undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
S R/W	F	Reserve	d	Ext R/W	CS R/W		Address R/W								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Address R/W										0000				

Bit(s)	Name	Description
31	S	Status Bit. 0: No flip pending. 1: Flip pending.
30:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory address of frame buffer for the video alpha plane with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

### Video Alpha FB Offset/Window Width

Read/Write

 $MMIO\_base + 0x080088$ 

Power-on Default Undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved Window Width R/W										0000					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved	FB Offset R/W							0000						

Bit(s)	Name	Description
31:30	Reserved	These bits are reserved.
29:20	Window Width	Number of bytes per line of the video alpha window specified in 128-bit aligned bytes.

Bit(s)	Name	Description
19:16	0000	These bits are hardwired to zeros.
15:14	Reserved	These bits are reserved.
13:4	FB Offset	Number of 128-bit aligned bytes per line of the video alpha FB.
3:0	0000	These bits are hardwired to zeros.

# Video Alpha FB Last Address

Read/Write

MMIO\_base + 0x08008C

Undefined

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		Ext R/W	CS R/W						ress /W				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					Add R/								0 0	00	

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory address of last byte of frame buffer for the video alpha plane with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

# Video Alpha Plane TL Location

Read/V Power-		ault		MMI Under	O_base fined	+ 0x0	8009	C							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	F	Reserve	d							Top R/W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	F	Reserve	d							Left R/W					

Bit(s)	Name	Description
31:27	Reserved	These bits are reserved.
26:16	Тор	Top location of the video alpha plane specified in lines.
15:11	Reserved	These bits are reserved.
10:0	Left	Left location of the video alpha plane specified in pixels.

## Video Alpha Plane BR Location

Read/V Power-		fault		MMI Unde	O_base fined	e + 0xC	8009	4							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	F	Reserve	d							Bottom R/W				·	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	F	Reserve	d							Right R/W					

Bit(s)	Name	Description
31:27	Reserved	These bits are reserved.
26:16	Bottom	Bottom location of the video alpha plane specified in lines.
15:11	Reserved	These bits are reserved.
10:0	Right	Right location of the video alpha plane specified in pixels.

### Video Alpha Scale

Read/V Power-		fault			O_base		80098	3							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
VS R/W	F	Reserve	d		VScale R/W										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HS R/W	F	Reserve	d						-	cale W					

Bit(s)	Name	Description
31	VS	Select Vertical Video Scaling. 0: Video expands vertically. 1: Video shrinks vertically.
30:28	Reserved	These bits are reserved.
27:16	VScale	Vertical Video Scale Factor. For expansion: VScale = height <sub>src</sub> / height <sub>dest</sub> * $2^{12}$ . For shrinking: VScale = height <sub>dest</sub> / height <sub>src</sub> * $2^{12}$ .
15	HS	Select Horizontal Video Scaling. 0: Video expands horizontally. 1: Video shrinks horizontally.
14:12	Reserved	These bits are reserved.
11:0	HScale	Horizontal Video Scale Factor. For expansion: HScale = width <sub>src</sub> / width <sub>dest</sub> * $2^{12}$ . For shrinking: HScale = width <sub>dest</sub> / width <sub>src</sub> * $2^{12}$ .

# Video Alpha Initial Scale

Read/	Write	

 $MMIO\_base + \texttt{0x08009C}$ 

Power-on Default 0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved			•				VSo R/						

Bit(s)	Name								
31:12	Reserved	These bits are reserved.							
11:0	VScale	Initial Vertical Scale Factor.							

### Video Alpha Chroma Key

Read/W Power-		fault			MMIO_base + 0x0800A0 Undefined										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								ask /W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								lue ⁄W							

Bit(s)	Name	Description
31:16	Mask	Chroma Key Mask for Video Alpha Plane. 0: Compare respective bit. 1: Do not compare respective bit.
15:0	Value	Chroma Key Value for Video Alpha Plane.

# Video Alpha Color Lookup

Read/W	Vrite			MMI	MMIO_base + 0x0800A4 - 0x0800C0										
Power-	on Def	ault		Undet	indefined										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								kup <sub>1</sub> ′W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								kup <sub>0</sub> ′W							


Bit(s)	Name	Description
31:16	Lookup <sub>1</sub>	Alpha RGB 5:6:5 color lookup value for 4-bit indexed color 1.
15:0	Lookup <sub>0</sub>	Alpha RGB 5:6:5 color lookup value for 4-bit indexed color 0.

There are 8 Video Alpha Color Lookup registers, each containing two RGB 5:6:5 color lookup values for each of the 16 4-bit indexed colors.

#### Panel Cursor Control Registers

Figure 5-7 shows the layout of the Panel Cursor Control registers.





### **Panel HWC Address**

#### $MMIO\_base + 0x0800F0$

Power-on Default

Undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E R/W	F	Reserve	d	Ext R/W	CS R/W	Address R/W									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						ress W							0 0	00	

Bit(s)	Name	Description
31	E	Enable Panel Hardware Cursor. 0: Disable. 1: Enable.
30:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.

Bit(s)	Name	Description
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory address of panel hardware cursor with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

### **Panel HWC Location**

Read/Write

 $MMIO\_base + 0x0800F4$ 

Undefined

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		T R/W						Y R/W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved		L R/W						X R/W					

Bit(s)	Name	Description	
31:28	Reserved	These bits are reserved.	
27	Т	Top Boundary Select. 0: Panel hardware cursor is within screen top boundary. 1: Panel hardware cursor is partially outside screen top boundary.	
26:16	Y	Panel Hardware Cursor Y Position.	
15:12	Reserved	These bits are reserved.	
11	L	Left Boundary Select. 0: Panel hardware cursor is within screen left boundary. 1: Panel hardware cursor is partially outside screen left boundary.	
10:0	Х	Panel Hardware Cursor X Position.	

### Panel HWC Color 1 & 2

Read/V Power-		ault			MMIO_base + 0x0800F8 Undefined										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								lor <sub>2</sub> /W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Co R/	lor <sub>1</sub> /W							

Bit(s)	Name	Description
31:16	Color <sub>2</sub>	Panel hardware cursor color 2 in RGB 5:6:5.
15:0	Color <sub>1</sub>	Panel hardware cursor color 1 in RGB 5:6:5.

## Panel HWC Color 3

Read/Write

#### MMIO\_base + 0x0800FC

Undefined

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Color <sub>3</sub> R/W														


Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:0	Color <sub>3</sub>	Panel hardware cursor color 3 in RGB 5:6:5.

Silicon Motion<sup>®</sup>, Inc. Company Confidential

### **Alpha Control Registers**

Figure 5-8 shows the layout of the Alpha Control registers.

#### Figure 5-8: Alpha Control Register Space



### **Alpha Display Control**

Read/Write Power-on Default MMIO\_base + 0x080100 0x00010000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Reserved			Sel R/W			oha ′W			Reserved						FIFO R/W		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	Reserved								Pixel CK E R/W R/W R/W						mat W		

Bit(s)	Name	Description
31:29	Reserved	These bits are reserved.
28	Sel	Alpha Select. 0: Use per-pixel alpha values. 1: Use alpha value specified in <i>Alpha</i> .
27:24	Alpha	Alpha Plane Alpha Value. This field is only valid when the Sel bit is 1.
23:18	Reserved	These bits are reserved.

Bit(s)	Name	Description
17:16	FIFO	Video Data FIFO Request Level. When the FIFO empty level reaches the level specified, a FIFO read request will be generated. 00: 1 or more entries empty. 01: 3 or more entries empty. 10: 7 or more entries empty. 11: 11 or more entries empty.
15:8	Reserved	These bits are reserved.
7:4	Pixel	Starting Pixel Number for Smooth Pixel Panning.
3	СК	Enable Chroma Key. 0: Disable chroma key. 1: Enable chroma key.
2	E	Alpha Plane Enable. 0: Disable alpha plane. 1: Enable alpha plane.
1:0	Format	Alpha Plane Format. 01: 16-bit RGB 5:6:5 mode. 10: 8-bit indexed αl 4:4 mode. 11: 16-bit αRGB 4:4:4:4 mode.

### Alpha FB Address

Read/Write

MMIO\_base + 0x080104

Power-on Default

Undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
S R/W	R/W Reserved			Ext R/W	CS R/W						ress ⁄W				
15	14	13	12	11	10	9 8 7 6 5 4 3 2 1 0									0
Address R/W												0 0	00		

Bit(s)	Name	Description
31	S	Status Bit. 0: No flip pending. 1: Flip pending.
30:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory address of frame buffer for the alpha plane with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

# Alpha FB Offset/Window Width

Read/WriteMMIO_base + 0x080108Power-on DefaultUndefined															
31	30	29	28	<b>27 26 25 24 23 22 21 20 19 18 17 16</b>											16
Rese	erved				Window Width 0 0 0 0 0 R/W										
15	14	13	13 12 11 10 9 8 7 6 5 4 3									3	2	1	0
Rese	erved					-	Offset /W						0 0	00	

Bit(s)	Name	Description
31:30	Reserved	These bits are reserved.
29:20	Window Width	Number of bytes per line of the alpha window specified in 128-bit aligned bytes.
19:16	0000	These bits are hardwired to zeros.
15:14	Reserved	These bits are reserved.
13:4	FB Offset	Number of 128-bit aligned bytes per line of the alpha FB.
3:0	0000	These bits are hardwired to zeros.

# Alpha Plane TL Location

Read/WriteMMIPower-on DefaultUnder					O_base fined	+ 0x0	80100	C							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									Top R/W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									Left R/W					

Bit(s)	Name	Description
31:27	Reserved	These bits are reserved.
26:16	Тор	Top location of the alpha plane specified in lines.
15:11	Reserved	These bits are reserved.
10:0	Left	Left location of the alpha plane specified in pixels.

## Alpha Plane BR Location

	Read/WriteMMIPower-on DefaultUnder					+ 0xC	80110	C							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									Bottom R/W					
15	15 14 13 12 11				10	9	8	7	6	5	4	3	2	1	0
	Reserved									Right R/W					

Bit(s)	Name	Description
31:27	Reserved	These bits are reserved.
26:16	Bottom	Bottom location of the alpha plane specified in lines.
15:11	Reserved	These bits are reserved.
10:0	Right	Right location of the alpha plane specified in pixels.

# Alpha Chroma Key

Read/V Power-		fault		MMI Unde	O_base fined	+ 0x0	80114	4							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								ask /W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								lue /W							

Bit(s)	Name	Description
31:16	Mask	Chroma Key Mask for Alpha Plane. 0: Compare respective bit. 1: Do not compare respective bit.
15:0	Value	Chroma Key Value for Alpha Plane.

### Alpha Color Lookup

Read/V Power	Vrite -on Def	fault		MMI Unde	O_base fined	+ 0x0	80118	8 - 0x(	8013	4					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								kup <sub>1</sub> /W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								kup <sub>0</sub> /W							


Bit(s)	Name	Description
31:16	Lookup <sub>1</sub>	Alpha RGB 5:6:5 color lookup value for 4-bit indexed color 1.
15:0	Lookup <sub>0</sub>	Alpha RGB 5:6:5 color lookup value for 4-bit indexed color 0.

There are 8 Alpha Color Lookup registers, each containing two RGB 5:6:5 color lookup values for each of the 16 4-bit indexed colors.

#### **CRT Graphics Control Registers**

Figure 5-9 shows the layout of the CRT Graphics Control registers.





### **CRT Display Control**

Read/Write
------------

#### $MMIO\_base + 0 \texttt{x} 0 \texttt{8} 0 \texttt{2} 0 0$

0x00010000

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									FIFO R/W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TVP R/W	CP R/W	VSP R/W	HSP R/W	VS R	B R/W	Sel R/W	TE R/W	Pixel γ E R/W R/W R/W					_	For R/	

Bit(s)	Name	Description
31:18	Reserved	These bits are reserved.
17:16	FIFO	CRT Data FIFO Request Level. When the FIFO empty level reaches the level specified, a FIFO read request will be generated. 00: 1 or more entries empty. 01: 3 or more entries empty. 10: 7 or more entries empty. 11: 11 or more entries empty.

Bit(s)	Name	Description
15	TVP	TV Clock Phase Select. 0: TV clock active high. 1: TV clock active low.
14	СР	CRT Clock Phase Select. 0: CRT clock active high. 1: CRT clock active low.
13	VSP	Vertical Sync Pulse Phase Select. 0: Vertical sync pulse active high. 1: Vertical sync pulse active low.
12	HSP	Horizontal Sync Pulse Phase Select. 0: Horizontal sync pulse active high. 1: Horizontal sync pulse active low.
11	VS	Vertical Sync. This bit is read only.
10	В	CRT Data Blanking. 0: CRT will show pixels. 1: CRT will be blank.
9	Sel	CRT Data Select. 0: CRT will display panel data. 1: CRT will display CRT data.
8	TE	Enable CRT Timing. 0: Disable CRT timing. 1: Enable CRT timing.
7:4	Pixel	Starting Pixel Number for Smooth Pixel Panning.
3	γ	Enable Gamma Control. Gamma control can be enabled only in RGB 5:6:5 and RGB 8:8:8 modes. 0: Disable gamma control. 1: Enable gamma control.
2	E	CRT Graphics Plane Enable. 0: Disable CRT Graphics plane. 1: Enable CRT Graphics plane.
1:0	Format	CRT Graphics Plane Format. 00: 8-bit indexed mode. 01: 16-bit RGB 5:6:5 mode. 10: 32-bit RGB 8:8:8 mode.

# **CRT FB Address**

MMIO\_base + 0x080204

Power-on Default

Undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
S R/W	F	Reserve	d	Ext R/W	CS R/W		Address R/W							i				
15	14	13	12	11	10	9 8 7 6 5 4 3 2 1 0												
	Address R/W											0 0	00					

Bit(s)	Name	Description
31	S	Status Bit. 0: No flip pending. 1: Flip pending.
30:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory address of the frame buffer for the CRT graphics plane with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

## **CRT FB Offset/Window Width**

Read/V Power-		ault		MMIO_base + 0x080208 Undefined												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Rese	erved				Window Width R/W							0000				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Rese	erved					-	Offset /W						0 0	00		

Bit(s)	Name	Description
31:30	Reserved	These bits are reserved.
29:20	Window Width	Number of bytes per line of the CRT graphics window specified in 128-bit aligned bytes.
19:16	0000	These bits are hardwired to zeros.
15:14	Reserved	These bits are reserved.
13:4	FB Offset	Number of 128-bit aligned bytes per line of the CRT graphics FB.
3:0	0000	These bits are hardwired to zeros.

# **CRT Horizontal Total**

Read/V	Vrite			MMI	O_base	+ 0x0	80200	2							
ower-	on Def	fault		Undet	fined										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved							H R/						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved	•		•	•	•	•	HI R/		•	•	•	•	

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27:16	НТ	CRT horizontal total specified as number of pixels - 1.
15:12	Reserved	These bits are reserved.
11:0	HDE	CRT horizontal display end specified as number of pixels - 1.

# **CRT Horizontal Sync**

Read/W Power-		ault	MMIO_base + 0x080210 t Undefined													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	Reserved								HSW R/W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Reserved HS R/W																

Bit(s)	Name	Description
31:24	Reserved	These bits are reserved.
23:16	HSW	CRT horizontal sync width specified in pixels.
15:12	Reserved	These bits are reserved.
11:0	HS	CRT horizontal sync start specified as pixel number - 1.

# **CRT Vertical Total**

Read/V Power-		fault		MMI Unde	_	+ 0xC	80214	4							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved					VT R/W									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	F	Reserve	d							VDE R/W					

Bit(s)	Name	Description
31:27	Reserved	These bits are reserved.
26:16	VT	CRT vertical total specified as number of lines - 1.
15:11	Reserved	These bits are reserved.
10:0	VDE	CRT vertical display end specified as number of lines - 1.

# **CRT Vertical Sync**

Read/W Power-		ault		MMIO_base + 0x080218 Undefined											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				Rese	erved								SH ′W		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	F	Reserve	d							VS R/W					

Bit(s)	Name	Description
31:22	Reserved	These bits are reserved.
21:16	VSH	CRT vertical sync height specified in lines.
15:11	Reserved	These bits are reserved.
10:0	VS	CRT vertical sync start specified as line number - 1.

# CRT Signature Analyzer

Read/W Power-		fault	MMIO_base + 0x08021C ult Undefined												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								atus R							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									E R/W	R R/W		el /W		

Bit(s)	Name	Description
31:16	Status	Analyzer Signature. This field is read-only.
15:4	Reserved	These bits are reserved.
3	E	Enable Signature Analyzer. 0: Disable. 1: Enable.

Version B-1

Bit(s)	Name	Description
2	R	Reset Signature Analyzer. 0: Normal. 1: Reset.
1:0	Sel	Source Select for Signature Analyzer. 00: Red color. 01: Green color. 10: Blue color.

### **CRT Current Line**

Read

### MMIO\_base + 0x080220

Power-on Default

0b0000.0000.0000.0000.0000.0XXX.XXXX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved									Line R					

Bit(s)	Name	Description
31:11	Reserved	These bits are reserved.
10:0	Line	CRT Current Line Being Fetched.

# **CRT Monitor Detect**

MMIO\_base + 0x080224

Power-on Default

0b0000.0000.xxxx.xxxx.xxxx.xxxx.xxxx


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Rese	erved			MDET R	E R/W	Data R							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Data R														

Bit(s)	Name	Description
31:26	Reserved	These bits are reserved.
25	MDET	Monitor Detect Read Back. 1: All R, G, and B voltages are greater than 0.325 V. 0: All R, G, and B voltages are less than or equal to 0.325 V.
24	E	Monitor Detect Enable. 0: Disable. 1: Enable.
23:0	Data	Monitor Detect Data in RGB 8:8:8. This field is read-only.

#### **CRT Cursor Control Registers**

Figure 5-10 shows the layout of the CRT Cursor Control registers.

#### Figure 5-10:CRT Cursor Control Register Space



# **CRT HWC Address**

Read/Write

 $MMIO\_base + 0 \texttt{x} 0 \texttt{8} 0 \texttt{2} \texttt{3} 0$ 

Power-on Default

Undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
E R/W															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Address R/W												0.0	00		

Bit(s)	Name	Description
31	E	Enable CRT Hardware Cursor. 0: Disable. 1: Enable.
30:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.

Bit(s)	Name	Description
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Address	Memory address of CRT hardware cursor with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

### **CRT HWC Location**

Read/Write

MMIO\_base + 0x080234

Power-on Default

Undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		T R/W						Y R/W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved		L R/W						X R/W					

Bit(s)	Name	Description	
31:28	Reserved	These bits are reserved.	
27	Т	Top Boundary Select. 0: CRT hardware cursor is within screen top boundary. 1: CRT hardware cursor is partially outside screen top boundary.	
26:16	Y	CRT Hardware Cursor Y Position.	
15:12	Reserved	These bits are reserved.	
11	L	Left Boundary Select. 0: CRT hardware cursor is within screen left boundary. 1: CRT hardware cursor is partially outside screen left boundary.	
10:0	Х	CRT Hardware Cursor X Position.	

### CRT HWC Color 1 & 2

Read/V Power-		ault		MMI Undef		+ 0x0	80238	3							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Color <sub>2</sub> R/W															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Co R/	lor <sub>1</sub> ′W							

Bit(s)	Name	Description						
31:16	6 Color <sub>2</sub> CRT Hardware Cursor Color 2 in RGB 5:6:5.							
15:0	Color <sub>1</sub>	CRT Hardware Cursor Color 1 in RGB 5:6:5.						

# CRT HWC Color 3

Read/Write

MMIO\_base + 0x08023C

Undefined

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Color <sub>3</sub> R/W															


Bit(s)	Name	Description						
31:16	Reserved These bits are reserved.							
15:0	Color <sub>3</sub> CRT Hardware Cursor Color 3 in RGB 5:6:5.							

Silicon Motion<sup>®</sup>, Inc. Company Confidential

#### **Palette RAM Registers**

Figure 5-11 shows the layout of the Palette RAM registers.

#### Figure 5-11:Palette RAM Register Space



### **Panel Palette RAM**

Read/Write

 $MMIO\_base + 0 \times 080400 - 0 \times 0807 \texttt{FC}$ 

Undefined

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved							Red R/W								
15	14	13	12	11	10	9	8	7 6 5 4 3 2 1							
Green R/W															

Bit(s)	Name	Description
31:24	Reserved	These bits are reserved.
23:16	Red	For indexed color modes: 8-bit red color value. For 16- and 32-bit color modes: 8-bit red alpha value.
15:8	Green	For indexed color modes: 8-bit green color value. For 16- and 32-bit color modes: 8-bit green alpha value.
7:0	Blue	For indexed color modes: 8-bit blue color value. For 16- and 32-bit color modes: 8-bit blue alpha value.

There are 256 Panel Palette RAM registers, each containing a 24-bit RGB 8:8:8 color value.

### Video Palette RAM

Read/V Power-		ault		MMI Unde	_	+ 0xC	8080	0 - 0x0							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	erved				Red R/W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Green R/W											ue ⁄W			

Bit(s)	Name	Description
31:24	Reserved	These bits are reserved.
23:16	Red	For indexed color modes: 8-bit red color value. For 16- and 32-bit color modes: 8-bit red alpha value.
15:8	Green	For indexed color modes: 8-bit green color value. For 16- and 32-bit color modes: 8-bit green alpha value.
7:0	Blue	For indexed color modes: 8-bit blue color value. For 16- and 32-bit color modes: 8-bit blue alpha value.

There are 256 Video Palette RAM registers, each containing a 24-bit RGB 8:8:8 color value.

### **CRT Palette RAM**

Read/Write

 $MMIO\_base + \texttt{0x080C00} - \texttt{0x080FFC}$ 

Power-on Default

Undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	Reserved							Red R/W								
15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0								
	Green R/W											ue ⁄W				

Bit(s)	Name	Description
31:24	Reserved	These bits are reserved.
23:16	Red	For indexed color modes: 8-bit red color value. For 16- and 32-bit color modes: 8-bit red alpha value.

Bit(s)	Name	Description
15:8	Green	For indexed color modes: 8-bit green color value. For 16- and 32-bit color modes: 8-bit green alpha value.
7:0	Blue	For indexed color modes: 8-bit blue color value. For 16- and 32-bit color modes: 8-bit blue alpha value.

There are 256 Video Palette RAM registers, each containing a 24-bit RGB 8:8:8 color value.



SM501 MSOC<sup>™</sup> Databook

# **Functional Description**

The Command List allows a number of tasks to be executed by a state machine to offload the CPU. Most of the commands are to write to registers and local memory in the SM501 memory map. There are also some flow commands that allow jumping to different locations in the Command List or calling common subroutines stored in the main memory.

The basic layout of an entry in the Command List looks like this:

#### Command

OPCODE

63															32
	Data														
31		28	27												0
					Address										

The command is a 4-bit field that is split into two regions. When bit 31 (bit 3 of the command) is 0, the command is to be executed. If bit 31 is 1, the specified command is a flow command and as a result the Command List FIFO will be flushed.

The Address field is specified in the SM501 Address Space. For internal memory, only bits 0 through 25 are used to address the 64MB address range. In this case, bits 26 and 27 are "0". When bit 27 is set to "1", the address space does not specify an internal memory address, but rather a memory address that lives on the host bus. Bits 0 through 26 specify a 128MB address range.

### Programming

To execute the Command List, the CPU is first building a valid Command List structure and then programs the start address of the Command List in the Command List Start Address register. The Command List should be terminated by the FINISH command.

### Flow Commands

Several commands can be used to change the flow of the Command List. There are GOTO and GOSUB commands, as well as a conditional JUMP command.

All destination addresses can be either relative or absolute. This makes it easy to jump over certain commands in the Command List or jump to common subroutines stored in main memory.

The conditional JUMP command can be used to test for any of the 32 software-programmable conditional states. If any of the requested conditional states is set, the jump is taken.

### Appending to the Command List

In order to chain command lists, the following actions should be taken:

Silicon Motion<sup>®</sup>, Inc. Company Confidential

- 1. Fill the command list buffer after the last FINISH command. The software should always keep track of the address of the last FINISH command.
- 2. Terminate the command list with a FINISH and remember the address of this FINISH.
- 3. Stop the command list by programming "0" in bit 31 of the Command List Address register.
- 4. Read and remember the current program counter.
- 5. Replace the previous FINISH command with a NOP command (0000000000000000).
- 6. Restart the command list by programming the saved program counter and "1" in bit 31 of the Command List Address register.

# **Operational Register Descriptions**

#### Summary of Command List Registers

Table 6-1 summarizes the Command List registers.


Table 6-1:	<b>Command List Register Summary</b>	1
------------	--------------------------------------	---

Address	Туре	Width	Reset Value	Register Name
0x000018	R/W	32	N/A	Command List Address
0x00001C	R/W	32	N/A	Command List Condition
0x000020	R	32	N/A	Command List Return Address

#### **Command List Register Descriptions**

Figure 6-1 defines the register layout for the Command List registers.

#### Figure 6-1: Command List Register Space



#### **Command List Address**

Read/W	Vrite			Addre	ess 0x0	0001	8								
Power-	on Def	fault		N/A											
31	30	29	28	27								3	2		0
S R/W	Res	R	es		Command List Address R/W									000	

Bit(s)	Name	Description
S	Start	When this bit is programmed to "1", the Command List will fetch the first instruction from the Command List specified by the Command List Address field. It will remain "1" as long as the Command List is executing code in the Command List. As soon as you program this bit to "0", the Command List will stop executing. Programming it back to "1" will continue the Command List at the address it has left off.
30	Idle	Idle status. 0: busy. 1: idle (default).
29:28	Res	These bits are reserved.
27:0	Command List Address	The current address of the Command List. The Command List updates this address continuously. Bits [2:0] are hardwired to "0" since every command must be aligned on a 64-bit boundary. It always points to the instruction being executed.

When the *Start* bit is programmed to "0", the command interpreter will stop after the current command has been executed. This means the *Command List Address* (program counter) will contain the address of the next instruction that is going to be executed when the Start bit is programmed to "1" again.

When programming the *Start* bit to "0" when conditional jumps are being executed, the *Command List Address* contains the next logical address of the instruction to fetch, depending if the jump is taken or not.

**Note:** Note that a read of this register returns the Program Counter from the command list. This value is different than the value programmed into the *Command List Address* field. So if you want to restart the command list after a STOP (clearing the *S* bit), you need to program the correct Program Counter value into the *Command List Address* field. This normally is not a program since you need to do a read/modify/write instruction anyway to clear the *S* bit.

#### **Command List Condition**

Read/V	Vrite		Addro	ess 0x(	0001	С					
Power	on Def	fault	N/A								
31											0
							litions /W				

Bit(s)	Name	Description
31:0	Conditions	Every bit in the Conditions field holds one condition. The conditions are totally controlled by software. The Conditional Jump command will mask the requested condition with this Condition field. If any bit is set after this mask, the condition returns TRUE and the jump is taken.

#### **Command List Return Address**

Read

Address 0x000020

N/A

Power-on Default

31			28	27						3	2		0
	R	es				Retu	urn Add R	ress				000	

Bit(s)	Name	Description
31:28	Res	These bits are reserved.
27:0	Return Address	The GOSUB command will store the address of the next command in the Command List in this register. The RETURN command will jump to the address specified in this register. Bits [2:0] are hardwired to "0" since every command must be aligned on a 64-bit boundary.

# Commands

Here is a list of all 16 possible commands:

0000	Load Memory	1000	Finish
0001	Load Register	1001	Goto
0010	Load Memory Immediate	1010	Gosub
0011	Load Register Immediate	1011	Return
0100	Load Memory Indirect	1100	Conditional Jump
0101	Load Register Indirect	1101	Reserved
0110	Status Test	1110	Reserved
0111	Reserved	1111	Reserved

### Load Memory

#### Load Memory

0000b

63	62	61												32
B2	B1							Da	ata					
31		28	27										1	0
	0000			Memory Address									W	

Data	The data to be loaded in the memory address specified by Memory Address. The data format is either 32-bit DWords or 16-bit Words.
Memory Address	The Memory Address to write data to. Bits [3:0] are hardwired to "0" since all Memory Addresses should be 128-bit aligned.
W	When this bit is programmed to "0", the 32-bit DWord data (bits [63:32]) is written to the Memory Address. When this bit is programmed to "1", the 16-bit Word data (bits [47:32]) is written to the Memory Address.
B2, B1	Bits [63:62] are the byte-enable signals for the Word data. They are active high.

#### Load Register

Joad R	Registe	r			0001b							
63												32
						Da	ata					
31		28	27							2	1	0
L	0001			 		Regi	ster Ado	dress			(	00

DataThe data to be loaded in the register specified by Register Address.Register AddressThe register address (in the space 0x0000000 - 0x001FFFFF) to write

# The register address (in the space $0 \times 00000000 - 0 \times 001$ FFFFF) to write data to. Bits [0:1] are hardwired to "0" since all register addresses should be 32-bit aligned.

#### Load Memory Immediate

Load 1	Memor	y Imm	ediate		0010b							
63												32
						DWOR	D Count					
31		28	27							2	1	0
	0010					Merr	nory Add	dress			0	0

DWORD Count The number of DWORDs to load into the memory.

0011b

*Memory Address* The starting memory address to write data to. Bits [1:0] are hardwired to "0".

The data that must be loaded into the memory directly follows this command. Make sure the correct number of DWORDs (*DWORD Count*) is provided, otherwise unpredicted results will happen. Also, if an odd number of DWORDs is specified, the last DWORD should be padded with a dummy DWORD to align the next command to 64-bit again.

#### Load Register Immediate

#### Load Register Immediate

63										32
				DWORI	D Count					
31	28	27						2	1	0

DWORD Count The number of DWORDs to load into the registers.

 Register Address
 The starting register address (in the space 0x0000000 - 0x001FFFFF) to write data to. Bits [0:1] are hardwired to "0" since all register addresses should be 32-bit aligned.

Silicon Motion<sup>®</sup>, Inc. Company Confidential

The data that must be loaded into the registers directly follows this command. Make sure the correct number of DWORDs (*DWORD Count*) is provided, otherwise unpredicted results will happen. Also, if an odd number of DWORDs is specified, the last DWORD should be padded with a dummy DWORD to align the next command to 64-bit again.

#### Load Memory Indirect

Load 1	Memor	y Indi	rect		0	100b									
127															96
95		92	91										66	65	64
						S	Source N	Nemory	Addres	S				0	00
63															32
							DWORI	Count				•			
31		28	27										2	1	0
	0100			Memory Address										0	00

Source Memory AddressThe starting memory address to read data from. Bits [65:64] are hardwired to "0".DWORD CountThe number of DWORDs to copy into the memory.Memory AddressThe starting memory address to write data to. Bits [1:0] are hardwired to "0".

This command copies data from the memory location specified by *Source Memory Address* into the memory location specified by *Memory Address*. The *DWORD Count* specifies the number of DWORDs to copy. This command is most useful to copy texture, bitmap, or vertex data to off-screen memory for caching purposes.

#### Load Register Indirect

Load ]	Registe	r Indi	rect	1	0101b									
127														96
				·										
95		92	91									66	65	64
					S	Source N	Memory	Addres	S				0	0
63														32
	•	•	<u> </u>		·	DWORI	D Count			•	-			
31		28	27									2	1	0
	0101			Register Address										0

Source Memory Address The starting memory address to read data from. Bits [65:64] are hardwired to "0".

DWORD Count The number of DWORDs to copy into the registers.

*Register Address* The starting register address (in the space 0x0000000 – 0x001FFFFF) to write data to. Bits [1:0] are hardwired to "0" since all register addresses should be 32-bit aligned.

This command copies data from the memory location specified by *Source Memory Address* into the register bank location specified by *Register Address*. The *DWORD Count* specifies the number of DWORDs to copy. This command is most useful to copy texture, bitmap, or vertex data to the engine FIFOs for processing.

#### Status Test

Status Tes	t						0	110	b														
63				53	52																		32
			1						1	1			-	Valu	ies					1			
31 28	27			21	20	19	18	17	16	15	14	13	12	11	10					3	2	1	0
0110					2 <sub>M</sub>	$C_F$	2 <sub>C</sub>	D <sub>M</sub>	$C_S$	$V_{F}$	$V_{S}$	$P_S$	S <sub>C</sub>	SP							2 <sub>S</sub>	2 <sub>F</sub>	2 <sub>E</sub>
2D Memo Command	-								•		onver <sup>-</sup> bus					·		empt	y, 1 =	= emp	oty).		
Color Spa	ce Cor	nvers	sion (	(2 <sub>C</sub> )		Colo	or Sp	ace (	Conv	ersio	n bus	sy bit											
Memory D	MA Bu	usy (	′D <sub>М</sub> )			Color Space Conversion busy bit. Memory DMA busy bit.																	
CRT Statu	ıs Bit (I	C <sub>S</sub> )				CRT Graphics Layer status bit.																	
Current Fi	eld (V <sub>f</sub>	_)				Curr	ent \	/idec	b Lay	er fie	ld for	BOE	3 (0 =	= odo	d, 1 =	ever	ו).						
Video Sta	tus Bit	(V <sub>S</sub> )				Vide	eo La	yer s	tatus	s bit.													
Panel Stat	tus Bit	(P <sub>S</sub> )				Pan	el Gr	aphio	cs La	yer s	tatus	bit.											
CRT Sync	: (S <sub>C</sub> )					Vert	ical S	Sync	for C	RT p	ipe (	0 = n	ot ac	tive,	1 = a	active	e).						
Panel Syn	с (S <sub>P</sub> )					Vertical Sync for Panel pipe ( $0 = not$ active, $1 = active$ ).																	
2D Setup	(2 <sub>S</sub> )					2D Setup Engine (0 = idle, 1 = busy).																	
2D FIFO (	2 <sub>F</sub> )			2D and Color Space Conversion command FIFO (0 = not empty, 1 = empty).																			
2D Engine	) (2 <sub>E</sub> )					2D [	Drawi	ing E	ngin	e (0 :	= idle	e, 1 =	busy	/).									

The Status Test command will wait until the requested status is met. The value of the Status Test register is masked with the internal hardware state and compared to the state in the *Bit Values*. If the result does not equal the *Bit Values*, the command list interpreter will wait until the hardware status changes. The pseudo code looks like this:

WHILE (Hardware State & Mask [20:0] != Bit Values [52:32] & Mask [20:0]) NOP;

#### Finish

Finish				-	1000b						
63											32
31		28	27							1	0
	1000					•		•			I

Interrupt (I)

If the *Interrupt* bit is set, the FINISH command will generate an interrupt that can still be masked by the *Command List* mask bit in the Interrupt Mask register. When an interrupt is generated, the *Command List* bit in Interrupt Status register will be set to "1".

The FINISH command stops executing commands in the Command List and clears the *Start* bit ([31]) of the Command List Address register.

#### Goto

Goto				-	1001b							
63											33	32
												R
31		28	27						3	2		0
	1001					Add	ress				000	

Relative (R)If the Relative bit is set, the specified Address is relative to the address of the current<br/>command (signed addition).AddressThe address of the new code to execute. Bits [2:0] are hardwired to "0" since all<br/>addresses need to be 64-bit aligned.

The GOTO command will jump to the Command List code located at the specified Address.

#### Gosub

Gosub	1					1010b							
63												33	32
													R
31		28	27							3	2		0
	1010	•		•	•	•	Add	lress	•	•		000	•

Relative (R)If the Relative bit is set, the specified Address is relative to the address of the current<br/>command (signed addition).AddressThe address of the new code to execute. Bits [2:0] are hardwired to "0" since all<br/>addresses need to be 64-bit aligned.

The GOSUB command will store the address of the next instruction it would execute in the Command List Return Address register and starts executing the Command List code located at the specified *Address*.

#### Return

# Return 1011b 63 32 31 28 1011 0

The RETURN command will jump to the address specified in the Command List Return Address register. The RETURN command should terminate a subroutine that is being called by GOSUB.

#### Conditional Jump

Condi	tional J	Jump				1100b									
63															32
							Con	dition							
31		28	27									3	2		0
	1100			Address										000	

Condition	The Condition field consists of a 32-bit mask that will be applied to the Command List Condition Register. If the result of this mask is TRUE (any bit set), the condition shall return TRUE and the jump is taken by adding the signed value of Address to the address of the next command in the Command List. The formula of the condition is: RESULT = Condition • Command List Condition register
Address	A signed relative value that will be added to the address of the next command in the Command List if the result of the condition is TRUE. Bits [2:0] are hardwired to "0" since all addresses need to be 64-bit aligned.

7

# **USB Host Controller**

# **Functional Description**

#### USB Host Controller Overview

The Host Controller (HC) is the device located between the USB bus and the Host Controller Driver (HCD) in the OpenHCI architecture. The SM501 USB Host Controller is compatible with USB Specification Revision 1.1 and OpenHCI Specification Revision 1.0. The Host Controller is charged with processing all of the Data Type lists built by the Host Controller Driver. It supports both low-speed and high-speed USB devices. Additionally, there is one USB Root Hub that is attached to the Host Controller.

# **Operation Register Descriptions**

This section describes the registers, their operations, and their options.

The Host Controller (HC) contains a set of on-chip operational registers which are mapped into a noncacheable portion of the system addressable space. These registers are used by the Host Controller Driver (HCD). According to the function of these registers, they are divided into four partitions, specifically for Control and Status, Memory Pointer, Frame Counter and Root Hub. All of the registers should be read and written as Dwords.

Reserved bits may be allocated in future releases of this specification. To ensure interoperability, the Host Controller Driver that does not use a reserved field should not assume that the reserved field contains 0. Furthermore, the Host Controller Driver should always preserve the value(s) of the reserved field. When a R/W register is modified, the Host Controller Driver should first read the register, modify the bits desired, then write the register with the reserved bits still containing the read value. Alternatively, the Host Controller Driver can maintain an in-memory copy of previously written values that can be modified and then written to the Host Controller register. When a write to set/clear register is written, bits written to reserved fields should be 0.

#### Summary of USB Host Controller Driver Registers

Table 7-1 summarizes the USB Host Controller Driver registers.

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value	Name	Description
0x040000	Read	8	10h	HcRevision	Contains BCD representation of version of HCI specification
0x040004	Read/Write	11	0b	HcControl	Defines operating modes for Host Controller
0x040008	Read/Write	6	0b	HcCommandStatus	Receives commands issued and reflects current status of Host Controller
0x04000C	Read/Write	9	0b	HcInterruptStatus	Provides Status on events that cause hardware interrupts
0x040010	Read/Write	9	0b	HcInterruptEnable	Controls which events generate a hardware interrupt
0x040014	Read/Write	9	0b	HcInterruptDisable	Coupled with HcInterruptEnable register
0x040018	Read/Write	32	0h	HcHCCA	Contains physical address of Host Controller Communication area
0x04001C	Read	32	Oh	HcPeriodCurrentED	Contains physical address of current Isochronous or Interrupt Endpoint Descriptor
0x040020	Read/Write	32	Oh	HcControlHeadED	Contains physical address of first Endpoint Descriptor of Control list

 Table 7-1: USB Host Controller Driver Register Summary

Table 7-1: USB Host Contr	oller Driver Register Su	Immary (Continued)
---------------------------	--------------------------	--------------------

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value	Name	Description
0x040024	Read/Write	32	0h	HcControlCurrentED	Contains physical address of current Endpoint Descriptor of Control list
0x040028	Read/Write	32	0h	HcBulkHeadED	Contains physical address of first Endpoint Descriptor of Bulk list
0x04002C	4002C Read/Write 32 0h HcBulkCurrentED		Contains physical address of current Endpoint Descriptor of Bulk list		
0x040030	040030 Read 32 Oh HcDoneHead		Contains physical address of last completed Transfer Descriptor added to done queue		
0x040034	Read/Write	ite 30 Depends HcFmInterval		Contains 14-bit value indicating a bit time interval in a Frame and a 15-bit value indicating the Full-Speed maximum packet size	
0x040038	10038 Read 14 Depends HcFmRemaining on key		HcFmRemaining	14-bit down counter showing bit time remaining in the current frame	
0x04003C	Read	16	Oh	HcFmNumber	16-bit counter providing a timing reference among events in Host Controller and Host Controller Driver
0x040040	Read/Write	14	Oh	HcPeriodicStart	14-bit programmable value determining when earliest time HC starts processing periodic list
0x040044	Read/Write	12	0628h	HcLSThreshold	11-bit value determining whether to commit to transfer of a maximum of 8-byte LS packet
0x040048	Read/Write	21	Depends on key	HcRhDescriptorA	Describes characteristics of the root hub
0x04004C	Read/Write	32	IS <sup>2</sup>	HcRhDescriptorB	Describes characteristics of the root hub
0x040050	Read/Write	6	Depends on key	HcRhStatus	Lower word of a Dword represents Hub Status field and upper word represents Hub Status Change field
0x040054	Read/Write	12	Depends on key	HcRhPortStatus[1:0]	Control and report port events on a per-port basis


Refer to Table 1-5 on page 29 for MMIO\_base values depending on the CPU.
 IS denotes an implementation-specific reset value for that field.

#### **Register Descriptions**

#### **Control and Status Partition**

Figure 7-1 shows the layout of the control and status partition registers.

#### Figure 7-1: USB Control and Status Partition Register Space



#### **HcRevision**

Read Power-	on Def	ault:		MMI 10h-	O_base	$+ 0 \times 0$	40000								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•			Reserved											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved										RI F	२			

Bit(s)	Name	Description
31:8	Reserved	These bits are reserved.
7:0	REV	Revision. This read-only field contains the BCD representation of the version of the HCI specification that is implemented by this HC. For example, a value of $0x11$ corresponds to version 1.1. All of the HC implementations that are compliant with this specification will have a value of $0x10$ .

#### HcControl

Read/Write MMIO\_base + 0x040004

Power-on Default: 00B for CBSR and HCFS, 0B otherwise

The *HcControl* register defines the operating modes for the Host Controller. Most of the fields in this register are modified only by the Host Controller Driver, except **HostControllerFunctionalState** and **RemoteWakeupConnected**.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10 9 8 7 6 5 4 3 2 1 0									0	
Reserved					RWE R/W R	RWC R/W R/W	IR R/W R	R/	FS W W	BLE R/W R	CLE R/W R	IE R/W R	PLE R/W R		SR W ₹

Bit(s)	Name	Description
31:11	Reserved	These bits are reserved.
10	RWE	RemoteWakeupEnable. Used by HCD to enable or disable the remote wakeup feature upon the detection of upstream resume signaling. When this bit is set and the <b>ResumeDetected</b> bit in <i>HcInterruptStatus</i> is set, a remote wakeup is signaled to the host system. Setting this bit has no impact on the generation of hardware interrupt.
9	RWC	RemoteWakeupConnected. Indicates whether HC supports remote wakeup signaling. If remote wakeup is supported and used by the system it is the responsibility of system firmware to set this bit during POST. HC clears the bit upon a hardware reset but does not alter it upon a software reset. Remote wakeup signaling of the host system is host-bus-specific and is not described in this specification.
8	IR	InterruptRouting. Determines the routing of interrupts generated by events registered in <i>HcInterruptStatus</i> . If clear, all interrupts are routed to the normal host bus interrupt mechanism. If set, interrupts are routed to the System Management Interrupt. HCD clears this bit upon a hardware reset, but it does not alter this bit upon a software reset. HCD uses this bit as a tag to indicate the ownership of HC.
7:6	HCFS	<ul> <li>HostControllerFunctionalState.</li> <li>00: USBReset</li> <li>01: USBResume</li> <li>10: USBOperational</li> <li>11: USBSuspend</li> <li>A transition to UsbOperational from another state causes SOF generation to begin 1 ms later. HCD may determine whether HC has begun sending SOFs by reading the StartofFrame field of HcInterruptStatus.</li> <li>This field may be changed by HC only when in the UsbSuspend state. HC may move from the UsbSuspend state to the UsbResume state after detecting the resume signaling from a downstream port.</li> <li>HC enters UsbSuspend after a software reset, whereas it enters UsbReset after a hardware reset. The latter also resets the Root Hub and asserts subsequent reset signaling to downstream ports.</li> </ul>
5	BLE	BulkListEnable. Set to enable the processing of the Bulk list in the next Frame. If cleared by HCD, processing of the Bulk list does not occur after the next SOF. HC checks this bit whenever it determines to process the list. When disabled, HCD may modify the list. If <i>HcBulkCurrentED</i> is pointing to an ED to be removed, HCD must advance the pointer by updating <i>HcBulkCurrentED</i> before re-enabling processing of the list.

Bit(s)	Name	Description								
4	CLE	If cleared by HCD, pr HC must check this HCD may modify the	et to enable the processing of the Control list in the next Frame. rocessing of the Control list does not occur after the next SOF. bit whenever it determines to process the list. When disabled, list. If <i>HcControlCurrentED</i> is pointing to an ED to be removed, he pointer by updating <i>HcControlCurrentED</i> before re-enabling							
3	IE	While processing the finds an Isochronous cleared (disabled), H isochronous EDs) ar	IsochronousEnable. Used by HCD to enable/disable processing of isochronous EDs. While processing the periodic list in a Frame, HC checks the status of this bit when it finds an Isochronous ED (F=1). If set (enabled), HC continues processing the EDs. If cleared (disabled), HC halts processing of the periodic list (which now contains only isochronous EDs) and begins processing the Bulk/Control lists. Setting this bit is guaranteed to take effect in the next Frame (not the current Frame).							
2	PLE	PeriodicListEnable. Set to enable the processing of the periodic list in the next Frame. If cleared by HCD, processing of the periodic list does not occur after the next SOF. HC must check this bit before it starts processing the list.								
1:0	CBSR	Before processing an with its internal count determining whether EDs. The internal cou	atio. Specifies the service ratio between Control and Bulk EDs. by of the nonperiodic lists, HC must compare the ratio specified i on how many nonempty Control EDs have been processed, in to continue serving another Control ED or switching to Bulk unt will be retained when crossing the frame boundary. In case onsible for restoring this value.							
		CBSR	No. of Control EDs Over Bulk EDs Served							
		0	1:1							
		1 2:1								
		2	3:1							
		3 4:1								

#### **HcCommandStatus**

Read/Write

MMIO\_base + 0x040008

Power-on Default:

00B for SOC and HCFS, 0B otherwise

The *HcCommandStatus* register is used by the Host Controller to receive commands issued by the Host Controller Driver, as well as reflecting the current status of the Host Controller. To the Host Controller Driver, it appears to be a "write to set" register. The Host Controller must ensure that bits written as '1' become set in the register while bits written as '0' remain unchanged in the register. The Host Controller Driver may issue multiple distinct commands to the Host Controller without concern for corrupting previously issued commands. The Host Controller Driver has normal read access to all bits.

The **SchedulingOverrunCount** field indicates the number of frames with which the Host Controller has detected the scheduling overrun error. This occurs when the Periodic list does not complete before EOF. When

a scheduling overrun error is detected, the Host Controller increments the counter and sets the **SchedulingOverrun** field in the *HcInterruptStatus* register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved									SOC R R/W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved OCR BLF R/W R/W R/W R/W								CLF R/W R/W	HCR R/W R/W					

Bit(s)	Name	Description
31:18	Reserved	These bits are reserved.
17:16	SOC	SchedulingOverrunCount. Incremented on each scheduling overrun error. It is initialized to 00b and wraps around at 11b. This will be incremented when a scheduling overrun is detected even if <b>SchedulingOverrun</b> in <i>HcInterruptStatus</i> has already been set. This is used by HCD to monitor any persistent scheduling problems.
15:4	Reserved	These bits are reserved.
3	OCR	OwnershipChangeRequest. Set by an OS HCD to request a change of control of the HC. When set HC will set the <b>OwnershipChange</b> field in <i>HcInterruptStatus</i> . After the changeover, this bit is cleared and remains so until the next request from OS HCD.
2	BLF	BulkListFilled. Used to indicate whether there are any TDs on the Bulk list. It is set by HCD whenever it adds a TD to an ED in the Bulk list.
		When HC begins to process the head of the Bulk list, it checks BF. As long as <b>BulkListFilled</b> is 0, HC will not start processing the Bulk list. If <b>BulkListFilled</b> is 1, HC will start processing the Bulk list and will set BF to 0. If HC finds a TD on the list, then HC will set <b>BulkListFilled</b> to 1 causing the Bulk list processing to continue. If no TD is found on the Bulk list, and if HCD does not set <b>BulkListFilled</b> , then <b>BulkListFilled</b> will still be 0 when HC completes processing the Bulk list and Bulk list processing will stop.
1	BLF	ControlListFilled. Used to indicate whether there are any TDs on the Control list. It is set by HCD whenever it adds a TD to an ED in the Control list.
		When HC begins to process the head of the Control list, it checks CLF. As long as <b>ControlListFilled</b> is 0, HC will not start processing the Control list. If CF is 1, HC will start processing the Control list and will set <b>ControlListFilled</b> to 0. If HC finds a TD on the list, then HC will set <b>ControlListFilled</b> to 1 causing the Control list processing to continue. If no TD is found on the Control list, and if the HCD does not set <b>ControlListFilled</b> , then <b>ControlListFilled</b> will still be 0 when HC completes processing the Control list and Control list processing will stop.
0	HCR	HostControllerReset. Set by HCD to initiate a software reset of HC. Regardless of the functional state of HC, it moves to the UsbSuspend state in which most of the operational registers are reset except those stated otherwise; e.g., the InterruptRouting field of HcControl, and no Host bus accesses are allowed. This bit is cleared by HC upon the completion of the reset operation. The reset operation must be completed within 10 ms. This bit, when set, should not cause a reset to the Root Hub and no subsequent reset signaling should be asserted to its downstream ports.

#### **HcInterruptStatus**

Read/Write

 $MMIO\_base + 0x04000C$ 

0B

Power-on Default:

This register provides status on various events that cause hardware interrupts. When an event occurs, Host Controller sets the corresponding bit in this register. When a bit becomes set, a hardware interrupt is generated if the interrupt is enabled in the *HcInterruptEnable* register (see page 7-9) and the **MasterInterruptEnable** bit is set. The Host Controller Driver may clear specific bits in this register by writing '1' to bit positions to be cleared. The Host Controller Driver may not set any of these bits. The Host Controller will never clear the bit.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
0 R/W R/W	OC R/W R/W						<u> </u>	Rese	erved						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved							RHSC R/W R/W	FNO R/W R/W	UE R/W R/W	RD R/W R/W	SF R/W R/W	WDH R/W R/W	SO R/W R/W		

Bit(s)	Name	Description
31	0	This bit is hardwired to zero.
30	OC	Ownership Change. Set by HC when HCD sets the OwnershipChangeRequest field in <i>HcCommandStatus</i> . This event, when unmasked, will always generate an System Management Interrupt (SMI) immediately.
		Tied to 0 when the SMI pin is not implemented.
29:7	Reserved	These bits are reserved.
6	RHSC	RootHubStatusChange. Set when the content of <i>HcRhStatus</i> or the content of any of <i>HcRhPortStatus</i> [NumberofDownstreamPort] has changed.
5	FNO	FrameNumberOverflow. Set when the MSb of <i>HcFmNumber</i> (bit 15) changes value, from 0 to 1 or from 1 to 0, and after <i>HccaFrameNumber</i> has been updated.
4	UE	UnrecoverableError. Set when HC detects a system error not related to USB. HC should not proceed with any processing nor signaling before the system error has been corrected. HCD clears this bit after HC has been reset.
3	RD	ResumeDetected. Set when HC detects that a device on the USB is asserting resume signaling. It is the transition from no resume signaling to resume signaling causing this bit to be set. This bit is not set when HCD sets the UsbResume state.
2	SF	StartofFrame. Set by HC at each start of a frame and after the update of <i>HccaFrameNumber</i> . HC also generates a SOF token at the same time.
1	WDH	WritebackDoneHead. Set immediately after HC has written <i>HcDoneHead</i> to <i>HccaDoneHead</i> . Further updates of the <i>HccaDoneHead</i> will not occur until this bit has been cleared. HCD should only clear this bit after it has saved the content of <i>HccaDoneHead</i> .
0	SO	SchedulingOverrun. Set when the USB schedule for the current Frame overruns and after the update of <i>HccaFrameNumber</i> . A scheduling overrun will also cause the <b>SchedulingOverrunCount</b> of <i>HcCommandStatus</i> to be incremented.

#### HcInterruptEnable

Read/Write MMIO\_base + 0x040010

0B

Power-on Default:

Each enable bit in the *HcInterruptEnable* register corresponds to an associated interrupt bit in the *HcInterruptStatus* register. The *HcInterruptEnable* register is used to control which events generate a hardware interrupt. When a bit is set in the *HcInterruptStatus* register AND the corresponding bit in the *HcInterruptEnable* register is set AND the **MasterInterruptEnable** bit is set, then a hardware interrupt is requested on the host bus.

Writing a '1' to a bit in this register sets the corresponding bit, whereas writing a '0' to a bit in this register leaves the corresponding bit unchanged. On read, the current value of this register is returned.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MIE R/W R	OC R/W R							Rese	erved						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							RHSC R/W R	FNO R/W R	UE R/W R	RD R/W R	SF R/W R	WDH R/W R	SO R/W R	

Bit(s)	Name	Description
31	MIE	MasterInterruptEnable. A '0' written to this field is ignored by HC. A '1' written to this field enables interrupt generation due to events specified in the other bits of this register. This is used by HCD as a Master Interrupt Enable.
30	OC	Ownership Change. 0: Ignore. 1: Enable interrupt generation due to Ownership Change.
29:7	Reserved	These bits are reserved.
6	RHSC	RootHubStatusChange. 0: Ignore. 1: Enable interrupt generation due to Root Hub Status Change.
5	FNO	FrameNumberOverflow. 0: Ignore. 1: Enable interrupt generation due to Frame Number Overflow.
4	UE	UnrecoverableError. 0: Ignore. 1: Enable interrupt generation due to Unrecoverable Error.
3	RD	ResumeDetected. 0: Ignore. 1: Enable interrupt generation due to Resume Detected.
2	SF	StartofFrame. 0: Ignore. 1: Enable interrupt generation due to Ownership Change.

Bit(s)	Name	Description
1	WDH	WritebackDoneHead. 0: Ignore. 1: Enable interrupt generation due to HCDoneHead Writeback.
0	SO	SchedulingOverrun. 0: Ignore. 1: Enable interrupt generation due to Scheduling Overrun.

#### HcInterruptDisable

Read/Write MMIO\_base + 0x040014

0B

Power-on Default:

Each disable bit in the *HcInterruptDisable* register corresponds to an associated interrupt bit in the *HcInterruptStatus* register. The *HcInterruptDisable* register is coupled with the *HcInterruptEnable* register. Thus, writing a '1' to a bit in this register clears the corresponding bit, whereas writing a '0' to a bit in this register leaves the corresponding bit in the *HcInterruptEnable* register unchanged. On read, the current value of the *HcInterruptEnable* register is returned.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MIE R/W R	OC R/W R							Res	erved						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			F	Reserve	d				RHSC R/W R	FNO R/W R	UE R/W R	RD R/W R	SF R/W R	WDH R/W R	SO R/W R

Bit(s)	Name	Description
31	MIE	MasterInterruptEnable. A '0' written to this field is ignored by HC. A '1' written to this field disables interrupt generation due to events specified in the other bits of this register. This field is set after a hardware or software reset.
30	OC	OwnershipChange. 0: Ignore. 1: Disable interrupt generation due to Ownership Change.
29:7	Reserved	These bits are reserved.
6	RHSC	RootHubStatusChange. 0: Ignore. 1: Disable interrupt generation due to Root Hub Status Change.
5	FNO	FrameNumberOverflow. 0: Ignore. 1: Disable interrupt generation due to Frame Number Overflow.
4	UE	UnrecoverableError. 0: Ignore. 1: Disable interrupt generation due to Unrecoverable Error.
3	RD	ResumeDetected. 0: Ignore. 1: Disable interrupt generation due to Resume Detected.


Bit(s)	Name	Description
2	SF	StartofFrame. 0: Ignore. 1: Disable interrupt generation due to Ownership Change.
1	WDH	WritebackDoneHead. 0: Ignore. 1: Disable interrupt generation due to HCDoneHead Writeback.
0	SO	SchedulingOverrun. 0: Ignore. 1: Disable interrupt generation due to Scheduling Overrun.

Silicon Motion<sup>®</sup>, Inc. Company Confidential

#### **Memory Pointer Partition**

Figure 7-2 shows the layout of the memory pointer partition registers.





0x050000

#### HcHCCA

Read/Write MMIO\_

0h

MMIO\_base + 0x040018

Power-on Default:

The *HcHCCA* register contains the physical address of the Host Controller Communication Area. The Host Controller Driver determines the alignment restrictions by writing all 1s to *HcHCCA* and reading the content of *HcHCCA*. The alignment is evaluated by examining the number of zeroes in the lower order bits. The minimum alignment is 256 bytes; therefore, bits 0 through 7 must always return '0' when read. This area is used to hold the control structures and the Interrupt table that are accessed by both the Host Controller and the Host Controller Driver.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							HC R/ F	W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				CA W R							(	)			

Bit(s)	Name	Description
31:8	HCCA	Host Controller Communication Area. The base address of the Host Controller Communication Area.
7:0	0	These bits are hardwired to zeros.

#### HcPeriodCurrentED

Read/Write

 $MMIO\_base + 0x04001C$ 

0h

Power-on Default:

The *HcPeriodCurrentED* register contains the physical address of the current Isochronous or Interrupt Endpoint Descriptor.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							F	ED R W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					F	ED R W							(	)	

Bit(s)	Name	Description
31:4	PCED	PeriodCurrentED. Used by the HC to point to the head of one of the Periodic lists that will be processed in the current Frame. The content of this register is updated by the HC after a periodic ED has been processed. HCD may read the content in determining which ED is currently being processed at the time of reading.
3:0	0	These bits are hardwired to zeros.

#### **HcControlHeadED**

Read/Write

MMIO\_base +  $0 \times 040020$ 

0h

Power-on Default:

The HcControlHeadED register contains the physical address of the first Endpoint Descriptor of the Control list.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							CH R/ F	W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					CH R/ F	W							(	)	

Bit(s)	Name	Description
31:4		ControlHeadED. The HC traverses the Control list starting with the HcControlHeadED pointer. The content is loaded from HCCA during the initialization of HC. HCD may read the content in determining which ED is currently being processed at the time of reading.
3:0	0	These bits are hardwired to zeros.

#### HcControlCurrentED

Read/Write MMIO\_base + 0x040024

0h

Power-on Default:

The *HcControlHeadED* register contains the physical address of the first Endpoint Descriptor of the Control list.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							R/	ED W W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					CC R/ R/	W							(	)	

Bit(s)	Name	Description
31:4	PCED	ControlCurrentHeadED. This pointer is advanced to the next ED after serving the present one.The HC continues processing the list from where it left off in the last Frame. When it reaches the end of the Control list, the HC checks the <b>ControlListFilled</b> of in <i>HcCommandStatus</i> . If set, it copies the contents of <i>HcControlHeadED</i> to <i>HcControlCurrentED</i> and clears the bit. If not set, it does nothing. The HCD is allowed to modify this register only when the <b>ControlListEnable</b> of <i>HcControl</i> is cleared. When set, HCD only reads the instantaneous value of this register. Initially, this is set to zero to indicate the end of the Control list.
3:0	0	These bits are hardwired to zeros.

#### HcBulkHeadED

Read/Write

MMIO\_base + 0x040028

0h

Power-on Default:

The *HcBulkHeadED* register contains the physical address of the first Endpoint Descriptor of the Bulk list.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BHED R/W R										_		_		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BHED R/W R											(	)		

Bit(s)	Name	Description
31:4	BHED	BulkHeadED. The HC traverses the Bulk list starting with the <i>HcBulkHeadED</i> pointer. The content is loaded from HCCA during the initialization of the HC.
3:0	0	These bits are hardwired to zeros.

#### HcBulkCurrentED

Read/Write MMIO\_base + 0x04002C

0h

Power-on Default:

The *HcBulkCurrentED* register contains the physical address of the current endpoint of the Bulk list. As the Bulk list is served in a round-robin fashion, the endpoints are ordered according to their insertion to the list.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	BCED R/W R/W														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	BCED R/W R/W												(	)	<u>.</u>

Bit(s)	Name	Description
31:4	BCED	BulkCurrentED. This is advanced to the next ED after the HC has served the present one. HC continues processing the list from where it left off in the last Frame. When it reaches the end of the Bulk list, the HC checks the <b>ControlListFilled</b> of <i>HcControl</i> . If set, it copies the content of <i>HcBulkHeadED</i> to <i>HcBulkCurrentED</i> and clears the bit. If it is not set, it does nothing. The HCD is only allowed to modify this register when the <b>BulkListEnable</b> of <i>HcControl</i> is cleared. When set, the HCD only reads the instantaneous value of this register. This is initially set to zero to indicate the end of the Bulk list.
3:0	0	These bits are hardwired to zeros.

#### HcDoneHead

Read/Write

 $MMIO\_base + 0 \texttt{x} 0 \texttt{4} 0 \texttt{0} \texttt{3} \texttt{0}$ 

0h

Power-on Default:


The *HcDoneHead* register contains the physical address of the last completed Transfer Descriptor that was added to the Done queue. In normal operation, the Host Controller Driver should not need to read this register as its content is periodically written to the HCCA.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	DH R/W R/W														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DH R/W R/W												(	)	

Bit(s)	Name	Description
31:4	DH	DoneHead. When a TD is completed, the HC writes the content of <i>HcDoneHead</i> to the NextTD field of the TD. The HC then overwrites the content of <i>HcDoneHead</i> with the address of this TD.
		This is set to zero whenever the HC writes the content of this register to HCCA. It also sets the <b>WritebackDoneHead</b> of <i>HcInterruptStatus</i> .
3:0	0	These bits are hardwired to zeros.

#### Frame Counter Partition

Figure 7-3 shows the layout of the frame counter partition registers.



#### Figure 7-3: USB Frame Counter Partition Register Space

#### **HcFmInterval**

Read/Write MMIO\_base + 0x040034

Power-on Default: 2EDFh for FI, TBD for FSMPS, 0b for FIT

The *HcFmInterval* register contains a 14-bit value which indicates the bit time interval in a Frame, (i.e., between two consecutive SOFs), and a 15-bit value indicating the Full Speed maximum packet size that the Host Controller may transmit or receive without causing scheduling overrun. The Host Controller Driver may carry out minor adjustment on the **FrameInterval** by writing a new value over the present one at each SOF. This provides the programmability necessary for the Host Controller to synchronize with an external clocking resource and to adjust any unknown local clock offset.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FIT R/W R		FSMPS R/W R													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved							F R/ F	W						

Bit(s)	Name	Description
31	FIT	FrameInterval. The HCD toggles this bit whenever it loads a new value to <b>FrameInterval</b> .
30:16	FSMPS	FSLargeDataPacket. Specifies a value which is loaded into the Largest Data Packet Counter at the beginning of each frame. The counter value represents the largest amount of data in bits which can be sent or received by the HC in a single transaction at any given time without causing scheduling overrun. The field value is calculated by the HCD.
15:14	Reserved	These bits are reserved.
13:0	FI	FrameInterval. Specifies the interval between two consecutive SOFs in bit times. The nominal value is set to be 11,999. The HCD should store the current value of this field before resetting HC. By setting the <b>HostControllerReset</b> field of <i>HcCommandStatus</i> as this will cause the HC to reset this field to its nominal value. The HCD may choose to restore the stored value upon the completion of the Reset sequence.

#### HcFmRemaining

Read/Write

Power-on Default:

MMIO\_base + 0x040038

0h for FR, 0b for FRT

The *HcFmRemaining* register is a 14-bit down counter showing the bit time remaining in the current Frame.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
FRT R R/W		Reserved													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	served R R/W														

Bit(s)	Name	Description
31	FRT	FrameRemainingToggle. This bit is loaded from the <b>FrameIntervalToggle</b> field of <i>HcFmInterval</i> whenever <b>FrameRemaining</b> reaches 0. This bit is used by HCD for the synchronization between <b>FrameInterval</b> and <b>FrameRemaining</b> .
30:14	Reserved	These bits are reserved.
13:0	FR	FrameRemaining. This counter is decremented at each bit time. When it reaches zero, it is reset by loading the <b>FrameInterval</b> value specified in <i>HcFmInterval</i> at the next bit time boundary. When entering the UsbOperational state, the HC reloads the content with the <b>FrameInterval</b> of <i>HcFmInterval</i> and uses the updated value from the next SOF.

#### HcFmNumber

Read/Write MMIO\_base + 0x04003C

Power-on Default:

0h

The *HcFmNumber* register is a 16-bit counter. It provides a timing reference among events happening in the Host Controller and the Host Controller Driver. The Host Controller Driver may use the 16-bit value specified in this register and generate a 32-bit frame number without requiring frequent access to the register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							F								
							F								
							R/	W							

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:0	FN	FrameNumber. Incremented when <i>HcFmRemaining</i> is reloaded. It will be rolled over to 0x0 after 0xFFFF. When entering the UsbOperational state, this will be incremented automatically. The content will be written to HCCA after the HC has incremented the FrameNumber at each frame boundary and sent a SOF but before the HC reads the first ED in that Frame. After writing to HCCA, the HC will set the StartofFrame in <i>HcInterruptStatus</i> .

#### **HcPeriodicStart**

Read/Write

MMIO\_base +  $0 \times 040040$ 

0h

Power-on Default:

The *HcPeriodicStart* register has a 14-bit programmable value which determines when is the earliest time HC should start processing the periodic list.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
	1	1	1	1	1	1	1	1			1				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese	erved	rved PS R/W R													

Bit(s)	Name	Description
31:14	Reserved	These bits are reserved.
13:0	PS	PeriodicStart. After a hardware reset, this field is cleared. This is then set by the HCD during the HC initialization. The value is calculated roughly as 10% off from <i>HcFmInterval</i> . A typical value will be 0x3E67. When <i>HcFmRemaining</i> reaches the value specified, processing of the periodic lists have priority over Control/Bulk processing. The HC therefore starts processing the Interrupt list after completing the current Control or Bulk transaction that is in progress.

#### HcLSThreshold

Read/Write MMIO\_base + 0x040044

Power-on Default:

t: 0628h

The *HcLSThreshold* register contains an 11-bit value used by the Host Controller to determine whether to commit to the transfer of a maximum of 8-byte LS packet before EOF. Neither the Host Controller nor the Host Controller Driver are allowed to change this value.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved							LS R/ F	W					

Bit(s)	Name	Description
31:12	Reserved	These bits are reserved.
11:0	LST	LSThreshold. Contains a value that is compared to the FrameRemaining field prior to initiating a Low Speed transaction. The transaction is started only if FrameRemaining $\geq$ this field. The value is calculated by the HCD with the consideration of transmission and setup overhead.

#### **Root Hub Partition**


All registers included in this partition are dedicated to the USB Root Hub which is an integral part of the Host Controller though still a functionally separate entity. The HCD emulates USBD accesses to the Root Hub via a register interface. The HCD maintains many USB-defined hub features which are not required to be supported in hardware. For example, the Hub's Device, Configuration, Interface, and Endpoint Descriptors are maintained only in the HCD as well as some static fields of the Class Descriptor. The HCD also maintains and decodes the Root Hub's device address as well as other trivial operations which are better suited to software than hardware.

The Root Hub register interface is otherwise developed to maintain similarity of bit organization and operation to typical hubs which are found in the system. Below are four register definitions: HcRhDescriptorA, HcRhDescriptorB, HcRhStatus, and HcRhPortStatus[1:0]. Each register is read and written as a Dword. These registers are only written during initialization to correspond with the system implementation. The HcRhDescriptorA and HcRhDescriptorB registers should be implemented such that they are writable regardless of the HC USB state. HcRhStatus and HcRhPortStatus must be writable during the UsbOperational state.

Note: IS denotes an implementation-specific reset value for that field.

Figure 7-4 shows the layout of the root hub partition registers.

Figure 7-4: USB Root Hub Partition Register Space



#### **HcRhDescriptorA**

#### Read/Write

MMIO\_base +  $0 \times 040048$ 

Power-on Default: 0b for DT, IS otherwise

The *HcRhDescriptorA* register is the first register of two describing the characteristics of the Root Hub. Reset values are implementation-specific. The descriptor length (11), descriptor type (TBD), and hub controller current (0) fields of the hub Class Descriptor are emulated by the HCD. All other fields are located in the *HcRhDescriptorA* and *HcRhDescriptorB* registers.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	POTPGT IS R/W								Reserved						
15	14	13	12	11	10	9	8	7	7 6 5 4 3 2 1 0						
F	NOCPOCPMDTNPSPSMISISIS0bISISR/WR/WR/WR/WR/W									F	DP R R				

Bit(s)	Name	Description
31:24	POTPGT	PowerOnToPowerGoodTime. Specifies the duration HCD has to wait before accessing a powered-on port of the Root Hub. It is implementation-specific. The unit of time is 2 ms. The duration is calculated as <b>POTPGT</b> * 2 ms.
23:13	Reserved	These bits are reserved.
12	NOCP	NoOverCurrentProtection. Describes how the overcurrent status for the Root Hub ports are reported. When this bit is cleared, the <b>OverCurrentProtectionMode</b> field specifies global or per-port reporting. 0: Overcurrent status is reported collectively for all downstream ports. 1: No overcurrent protection supported.
11	ОСРМ	OverCurrentProtectionMode. Describes how the overcurrent status for the Root Hub ports are reported. At reset, this fields should reflect the same mode as <b>PowerSwitchingMode</b> . This field is valid only if the <b>NoOverCurrentProtection</b> field is cleared. 0: Overcurrent status is reported collectively for all downstream ports. 1: Overcurrent status is reported on a per-port basis.
10	DT	DeviceType. Specifies that the Root Hub is not a compound device. The Root Hub is not permitted to be a compound device. This field should always read/write 0.
9	NPS	NoPowerSwitching. Used to specify whether power switching is supported or port are always powered. It is implementation-specific. When this bit is cleared, the <b>PowerSwitchingMode</b> specifies global or per-port switching. 0: Ports are power switched. 1: Ports are always powered on when the HC is powered on.
8	PSM	<ul> <li>PowerSwitchingMode. This bit is used to specify how the power switching of the Root Hub ports is controlled. It is implementation-specific. This field is only valid if the NoPowerSwitching field is cleared.</li> <li>0: All ports are powered at the same time.</li> <li>1: Each port is powered individually. This mode allows port power to be controlled by either the global switch or per-port switching. If the PortPowerControlMask bit is set, the port responds only to port power commands (Set/ClearPortPower). If the port mask is cleared, then the port is controlled only by the global power switch (Set/ClearGlobalPower).</li> </ul>
7:0	NDP	NumberDownstreamPorts. These bits specify the number of downstream ports supported by the Root Hub. It is implementation-specific. The minimum number of ports is 1. The maximum number of ports supported by OpenHCI is 15.

#### **HcRhDescriptorB**

Read/Write

 $MMIO\_base + \texttt{0x04004C}$ 

IS

Power-on Default:

The *HcRhDescriptorB* register is the second register of two describing the characteristics of the Root Hub. These fields are written during initialization to correspond with the system implementation. Reset values are implementation-specific.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							PP R/ F	W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•						D R/ F	W							

Bit(s)	Name	Description
31:16	PPCM	PortPowerControlMask. Each bit indicates if a port is affected by a global power control command when <b>PowerSwitchingMode</b> is set. When set, the port's power state is only affected by per-port power control ( <b>Set/ClearPortPower</b> ). When cleared, the port is controlled by the global power switch ( <b>Set/ClearGlobalPower</b> ). If the device is configured to global switching mode ( <b>PowerSwitchingMode</b> =0), this field is not valid. 0: Reserved. 1: Ganged-power mask on Port #1. 2: Ganged-power mask on Port #2.  15: Ganged-power mask on Port #15.
15:0	DR	DeviceRemovable. Each bit is dedicated to a port of the Root Hub. When cleared, the attached device is removable. When set, the attached device is not removable. 0: Reserved. 1: Device attached to Port #1. 2: Device attached to Port #2.  15: Device attached to Port #15.

#### HcRhStatus

Read/Write MMIO\_base + 0x040050

Power-on Default:

0в

The *HcRhStatus* register is divided into two parts. The lower word of a Dword represents the **Hub Status** field and the upper word represents the **Hub Status Change** field. Reserved bits should always be written '0'.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
CRWE	Reserved											OCIC	LPSC		
W												R/W	R/W		
R												R/W	R		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DRWE	Reserved										OCI	LPS			
R/W											R	R/W			
R											R/W	R			

Bit(s)	Name	Description
31	CRWE	ClearRemoteWakeupEnable. Writing a '1' clears <b>DeviceRemoveWakeupEnable</b> . Writing a '0' has no effect.
30:18	Reserved	These bits are reserved.
17	OCIC	OverCurrentIndicatorChange. Set by hardware when a change has occurred to the OCI field of this register. The HCD clears this bit by writing a '1'. Writing a '0' has no effect.
16	LPSC	LocalPowerStatusChange (read). The Root Hub does not support the local power status feature; thus, this bit is always read as '0'.
		SetGlobalPower (write). In global power mode ( <b>PowerSwitchingMode</b> =0), This bit is written to '1' to turn on power to all ports (clear <b>PortPowerStatus</b> ). In per-port power mode, it sets <b>PortPowerStatus</b> only on ports whose <b>PortPowerControlMask</b> bit is not set. Writing a '0' has no effect.
15	DRWE	DeviceRemoteWakeupEnable (read). This bit enables a ConnectStatusChange bit as a resume event, causing a UsbSuspend to UsbResume state transition and setting the ResumeDetected interrupt. 0: <b>ConnectStatusChange</b> is not a remote wakeup event. 1: <b>ConnectStatusChange</b> is a remote wakeup event.
		SetRemoteWakeupEnable (write). Writing a '1' sets <b>DeviceRemoveWakeupEnable</b> . Writing a '0' has no effect.
14:2	Reserved	These bits are reserved.
1	OCI	OverCurrentIndicator. Reports overcurrent conditions when the global reporting is implemented. When set, an overcurrent condition exists. When cleared, all power operations are normal. If per-port overcurrent protection is implemented this bit is always '0'.
0	LPS	LocalPowerStatus (read). The Root Hub does not support the local power status feature; thus, this bit is always read as '0'.
		ClearGlobalPower (write). In global power mode ( <b>PowerSwitchingMode</b> =0), This bit is written to '1' to turn off power to all ports (clear <b>PortPowerStatus</b> ). In per-port power mode, it clears <b>PortPowerStatus</b> only on ports whose <b>PortPowerControlMask</b> bit is not set. Writing a '0' has no effect.

## HcRhPortStatus[1:NDP]

Read/Write

MMIO\_base + 0x040054

Power-on Default XB for LSDA, 0B otherwise

The *HcRhPortStatus*[1:0] register is used to control and report port events on a per-port basis. **NumberDownstreamPorts** represents the number of *HcRhPortStatus* registers that are implemented in hardware. The lower word is used to reflect the port status, whereas the upper word reflects the status change bits. Some status bits are implemented with special write behavior (see below). If a transaction (token through handshake) is in progress when a write to change port status occurs, the resulting port status change must be postponed until the transaction completes. Reserved bits should always be written '0'.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved										PRSC R/W R/W	OCIC R/W R/W	PSSC R/W R/W	PESC R/W R/W	CSC R/W R/W	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved					LSDA R/W R/W	PPS R/W R/W	F	Reserve	d	PRS R/W R/W	POCI R/W R/W	PSS R/W R/W	PES R/W R/W	CCS R/W R/W	

Bit(s)	Name	Description
31:21	Reserved	These bits are reserved.
20	PRSC	PortResetStatusChange. Set at the end of the 10-ms port reset signal. The HCD writes a '1' to clear this bit. Writing a '0' has no effect. 0: Port reset is not complete. 1: Port reset is complete.
19	OCIC	PortOverCurrentIndicatorChange. Valid only if overcurrent conditions are reported on a per-port basis. This bit is set when Root Hub changes the <b>PortOverCurrentIndicator</b> bit. The HCD writes a '1' to clear this bit. Writing a '0' has no effect. 0: No change in <b>PortOverCurrentIndicator</b> . 1: <b>PortOverCurrentIndicator</b> has changed.
18	PSSC	PortSuspendStatusChange. Set when the full resume sequence has been completed. This sequence includes the 20-s resume pulse, LS EOP, and 3-ms resychronization delay. The HCD writes a '1' to clear this bit. Writing a '0' has no effect. This bit is also cleared when <b>ResetStatusChange</b> is set. 0: Resume is not completed. 1: Resume completed.
17	PESC	PortEnableStatusChange. Set when hardware events cause the PortEnableStatus bit to be cleared. Changes from HCD writes do not set this bit. The HCD writes a '1' to clear this bit. Writing a '0' has no effect. 0: No change in <b>PortEnableStatus</b> . 1: Change in <b>PortEnableStatus</b> .
16	CSC	ConnectStatusChange. Set whenever a connect or disconnect event occurs. The HCD writes a '1' to clear this bit. Writing a '0' has no effect. If CurrentConnectStatus is cleared when a SetPortReset, SetPortEnable, or SetPortSuspend write occurs, this bit is set to force the driver to re-evaluate the connection status since these writes should not occur if the port is disconnected. 0: No change in CurrentConnectStatus. 1: Change in CurrentConnectStatus. Note: If the DeviceRemovable[NDP] bit is set, this bit is set only after a Root Hub reset to inform the system that the device is attached.

Bit(s)	Name	Description
15:10	Reserved	Reserved.
9	LSDA	LowSpeedDeviceAttached (read). Indicates the speed of the device attached to this port. When set, a Low Speed device is attached to this port. When clear, a Full Speed device is attached to this port. This field is valid only when the <b>CurrentConnectStatus</b> is set. 0: Full-speed device attached. 1: Low-speed device attached. ClearPortPower (write). The HCD clears the PortPowerStatus bit by writing a '1' to this bit. Writing a '0' has no effect.
8	PPS	PortPowerStatus (read). This bit reflects the port's power status, regardless of the type of power switching implemented. This bit is cleared if an overcurrent condition is detected. HCD sets this bit by writing SetPortPower or SetGlobalPower. HCD clears this bit by writing ClearPortPower or ClearGlobalPower. Which power control switches are enabled is determined by PowerSwitchingMode and PortPortControlMask[NDP]. In global switching mode (PowerSwitchingMode=0), only Set/ClearGlobalPower controls this bit. In per-port power switching (PowerSwitchingMode=1), if the PortPowerControlMask[NDP] bit for the port is set, only Set/ClearPortPower commands are enabled. If the mask is not set, only Set/ClearGlobalPower commands are enabled. When port power is disabled, CurrentConnectStatus, PortEnableStatus, PortSuspendStatus, and PortResetStatus should be reset. 0: Port power is off. 1: Port power is on. SetPortPower (write). The HCD writes a '1' to set the PortPowerStatus bit. Writing a
		'0' has no effect. <b>Note:</b> This bit always reads as '1' if power switching is not supported.
7:5	Reserved	Reserved.
4	PRS	PortResetStatus (read). Set by a write to <b>SetPortReset</b> , port reset signaling is asserted. When reset is completed, this bit is cleared when <b>PortResetStatusChange</b> is set. This bit cannot be set if <b>CurrentConnectStatus</b> is cleared. 0: Port reset signal is not active. 1: Port reset signal is active.
		SetPortReset (write). The HCD sets the port reset signaling by writing a '1' to this bit. Writing a '0' has no effect. If <b>CurrentConnectStatus</b> is cleared, this write does not set <b>PortResetStatus</b> , but instead sets <b>ConnectStatusChange</b> . This informs the driver that it attempted to reset a disconnected port.
3	POCI	PortOverCurrentIndicator. Only valid when the Root Hub is configured in such a way that overcurrent conditions are reported on a per-port basis. If per-port overcurrent reporting is not supported, this bit is set to 0. If cleared, all power operations are normal for this port. If set, an overcurrent condition exists on this port. This bit always reflects the overcurrent input signal. 0: No overcurrent condition. 1: Overcurrent condition detected.
		ClearSuspendStatus (write). The HCD writes a '1' to initiate a resume. Writing a '0' has no effect. A resume is initiated only if <b>PortSuspendStatus</b> is set.

Bit(s)	Name	Description
2	PSS	PortSuspendStatus (read). Indicates whether the port is suspended or in the resume sequence. It is set by a SetSuspendState write and cleared when PortSuspendStatusChange is set at the end of the resume interval. This bit cannot be set if CurrentConnectStatus is cleared. This bit is also cleared when PortResetStatusChange is set at the end of the port reset or when the HC is placed in the UsbResume state. If an upstream resume is in progress, it should propagate to the HC. 0: Port is not suspended. 1: Port is suspended.
		SetPortSuspend (write). The HCD sets the <b>PortSuspendStatus</b> bit by writing a '1' to this bit. Writing a '0' has no effect. If <b>CurrentConnectStatus</b> is cleared, this write does not set <b>PortSuspendStatus</b> ; instead it sets <b>ConnectStatusChange</b> . This informs the driver that it attempted to suspend a disconnected port.
1	PES	PortEnableStatus (read). Indicates whether the port is enabled or disabled. The Root Hub may clear this bit when an overcurrent condition, disconnect event, switched-off power, or operational bus error such as babble is detected. This change also causes <b>PortEnabledStatusChange</b> to be set. HCD sets this bit by writing <b>SetPortEnable</b> and clears it by writing <b>ClearPortEnable</b> . This bit cannot be set when <b>CurrentConnectStatus</b> is cleared. This bit is also set, if not already, at the completion of a port reset when <b>ResetStatusChange</b> is set or port suspend when <b>SuspendStatusChange</b> is set. 0: Port is disabled. 1: Port is enabled.
		SetPortEnable (write). The HCD sets <b>PortEnableStatus</b> by writing a '1'. Writing a '0' has no effect. If <b>CurrentConnectStatus</b> is cleared, this write does not set <b>PortEnableStatus</b> , but instead sets <b>ConnectStatusChange</b> . This informs the driver that it attempted to enable a disconnected port.
0	CCS	CurrentConnectStatus (read). Reflects the current state of the downstream port. 0: No device is connected. 1: Device is connected.
		ClearPortEnable (write). The HCD writes a '1' to this bit to clear the <b>PortEnableStatus</b> bit. Writing a '0' has no effect. The <b>CurrentConnectStatus</b> is not affected by any write.
		<b>Note:</b> This bit always reads as '1' when the attached device is nonremovable (DeviceRemoveable[NDP]).



# **USB Slave**

# **Operational Register Descriptions**

This section defines the different registers and their functionality.

Note that an indexing scheme is used for the Endpoint registers:

- 1. IN CSR1 and IN CSR2 (IN Control Status Registers)
- 2. OUT CSR1 and OUT CSR2 (OUT Control Status Registers)
- 3. IN MAXP (IN Maximum Packet Size Register)
- 4. OUT MAXP (OUT Maximum Packet Size Register)
- 5. Two OUT WRITE COUNT Registers

The Interrupt (Status) and Interrupt Enable registers are grouped in three banks:

- IN Endpoint Interrupts
- OUT Endpoint Interrupts
- USB Interrupts

The IN MAXP, IN INTERRUPT, and IN INTERRUPT ENABLE registers are used regardless of the direction of the endpoint. The associated CSR registers correspond to the direction of endpoint<sup>1</sup>.

Below is the address map for the registers within the core, along with the abbreviations used in the code. Detailed descriptions of the registers are given in the following sections, along with details of Reset values.

**Note:** The given Reset values are selected both in response to a Power ON reset *and* to Reset Signaling on the USB, *except where stated otherwise*.

If the core does contain any OUT endpoints, the OUT CSR, OUT MAXP, OUT INTERRUPT and OUT INTERRUPT ENABLE registers do not exist. However, an OUT WRITE COUNT register exists to read the Write Count for Endpoint 0.

#### Address Map

The USBFuncFS register map is divided into two main sections:

- 1. Common USB registers. These registers provide control and status for the entire function controller.
- 2. Indexed registers. These registers provide control and status for one endpoint. There is an IN MAXP and two IN CSR registers for each endpoint that supports IN transactions and an OUT MAXP, two OUT CSR, and two OUT Count registers for each endpoint that supports OUT transactions (except for Endpoint 0 which has a reduced registered set: see below).

Only the registers for one IN endpoint and one OUT endpoint appear in the register map at any one time. The endpoints are selected by writing the endpoint number to the Index register. Therefore to access the registers for Endpoint 1, 1 must first be written to the Index register and then the control and status registers appear in the memory map. Table 8-1 provides a description of each register.

<sup>1.</sup> EPO is considered as an IN\_OR\_OUT endpoint and thus its MAXP is mapped to the IN\_MAXP register.

# Summary of USB Device Internal Registers

8051/USB Space	Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value <sup>2</sup>	Name	Description
00	0x060000	R/W	8	000000000000	Function Address	Maintains USB device address assigned by host.
01	0x060004	R/W	5	060000000000000000000000000000000000000	Power Management	Suspends, resumes, and resets signaling
02	0x060008	R	8	06000000000000	In Interrupt (EP0–EP7)	Mapping corresponds to endpoints whose direction is programmable (TYPE=IN_OR_OUT)
04	0x060010	R	7	000000000	Out Interrupt (EP0–EP7)	No mapping corresponds to endpoints whose direction is programmable (TYPE=IN_OR_OUT)
06	0x060018	R	3	06000	USB Interrupt	Maintains interrupt status flags for bus signaling conditions
07	0x06001C	R	8	00000111	In Interrupt Enable (EP0–EP7)	Enables for endpoints 0-7
09	0x060024	R/W	8	00000111	Out Interrupt Enable (EP0–EP7)	Enables for endpoints 0-7
0B	0x06002C	R/W	3	0b100	USB Interrupt Enable	Enables for USB interrupts
0C	0x060030	R/W	8	060000000000000000000000000000000000000	Frame Number1	Maintains bits 7:0 of the current Frame number
0D	0x060034	R/W	3	06000	Frame Number2	Maintains bits 10:8 of the current Frame number
0E	0x060038	R/W	8	000000000000	Index	Maintains the number of the currently selected endpoint
10	0x060040	R/W	8	000000000000	IN MAXP	Defines maximum packet size for IN endpoints
11	0x060044	R/W	12	00000000000000	IN CSR1	Maintains status bits for IN endpoints. <b>Note:</b> the EP0 CSR register is mapped to the IN CSR1 register.

Table 8-1	USB Device Internal	Register Summary
-----------	---------------------	------------------

8051/USB Space	Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value <sup>2</sup>	Name	Description
12	0x060048	R/W	4 0b0000000		IN CSR2	Configures IN endpoints
13	0x06004C	R/W	8	000000000000	OUT MAXP	Defines maximum packet size for OUT endpoints
14	0x060050	R/W	8	060000000000	OUT CSR1	Maintains status information at the endpoint
15	0x060054	R/W	2	0b0x000000	OUT CSR2	Configures the endpoint
16	0x060058	R/W	6	0000000000000000	OUT Write Count1	Maintains bits 7:0 of the write count
17	0x06005C	R/W	12	0000000000000	OUT Write Count2	Maintains bits 15:8 of the write count

1. Refer to Table 1-5 on page 29 for MMIO\_base values depending on the CPU.

2. In the reset values, "X" indicates don't care.


Table 8-2 shows the FIFO register address map.

Table 8-2: FIFO Register Address Map

8051/USB Space	Register Name	Byte Access Offset	Dword Access Offset		
20	EP0 FIFO	0x060080	0x070000		
21	EP1 FIFO	0x060084	0x071000		
22	EP2 FIFO	0x060088	0x072000		

# **Register Descriptions**

Figure 8-1 lists the registers available in the USB Slave register space.



#### Figure 8-1: USB Slave Register Space

# **Function Address (R0)**

Read/Write

MMIO\_base + 0x060000

Power On Default: 0b0000000

This register maintains the USB Device Address assigned by the host.

The MCU writes to this register the value received through a SET\_ADDRESS device request. This address will then be used for the next token following the successful completion of the SET\_ADDRESS transfer.

7	6	5	4	3	2	1	0
ADDR Set R				FUNCTION RW R			

Bit(s)	Name	Description
7	ADDR	ADDR_UPDATE. The MCU sets this bit whenever it updates the FUNCTION_ADDR field in this register. The USB will clear this bit when the updated FUNCTION_ADDR field is used.
6:0	FUNCTION	FUNCTION_ADDR. The MCU writes the address to these bits. This address is used after the conclusion of the Status phase of the Control transfer, signaled by the clearing of the DATA_END bit in the Endpoint 0 CSR.

#### **Power Management**

Read/WriteMMIO\_base + 0x060004Power On Default:0b00000000

This register maintains the USB Device Address assigned by the host.

The MCU writes to this register the value received through a SET\_ADDRESS device request. This address will then be used for the next token following the successful completion of the SET\_ADDRESS transfer.

7	6	5	4	3	2	1	0
ISO RW R		Reserved RW R		RESET R RW	UC RW R	SUSPEND R RW	ENABLE RW R

Bit(s)	Name	Description			
7	ISO	ISO_UPDATE. Used only in ISO Mode. If set, the USB Function Controller will wait for a SOF token from the time IN_PKT_RDY was set before sending the packet. If an IN token is received before a SOF token, then a zero length data packet will be sent.			
6:4	Reserved	These bits are reserved.			
3	RESET	RESET_MODE. The USB Function Controller sets this bit 2.6µs after reset signaling is received from the host (both USB inputs low). The USB_RSTN signal then goes low for 250ns. The RESET_MODE bit remains set as long as reset signaling persists on the bus.			
2	UC	UC_RESUME. The MCU sets this bit for a duration of 10ms (maximum of 15ms) to initiate resume signaling. The USB Function Controller, while still in Suspend mode, generates resume signaling while this bit is set.			
1	SUSPEND	<ul> <li>SUSPEND_MODE. This bit is set by the USB Function Controller when it enters Suspend mode. It is cleared under the following conditions:</li> <li>The MCU clears the UC_RESUME bit, to end resume signaling.</li> <li>The MCU reads the USB Interrupt register for the USB_RESUME interrupt.</li> </ul>			
0	ENABLE	<ul> <li>ENABLE_SUSPEND. If this bit is a zero, the USB Function Controller will not enter Suspend mode.</li> <li>0: Disable Suspend mode (default).</li> <li>1: Enable Suspend mode.</li> </ul>			

Note: The MCU should use the USB Interrupt Register to poll for suspend and reset conditions.

#### **Interrupt Registers**

The USB core has three groups of interrupt registers:

- IN Interrupt Registers
- OUT Interrupt Registers
- USB Interrupt Register

These registers act as status registers for the MCU when it is interrupted. The bits in these registers are cleared by the MCU by writing a 1 to each bit that was set.

Each register and its bits are explained below.

**Note:** Once the MCU is interrupted, it needs to read all the interrupt registers and write back the read data to all registers to clear the interrupt. The write back operation must be performed irrespective of the read value. The USB Interrupt register must be the last register.

#### IN Interrupt Register (R2)

Each bit in this register corresponds to the respective Endpoint number.

All interrupts corresponding to endpoints whose direction is programmable (TYPE = IN\_OR\_OUT) are mapped to this register. The corresponding bits in the OUT INTERRUPT register will be reserved.

#### **IN Interrupt Register**

Power On Default: 0b0000000

Note: Left unchanged by Reset Signaling.

7	6	5	4	3	2	1	0
	EP1 - EP7 IN or IN_OR_OUT INTERRUPTS <sup>1</sup> R Set						EP0 R Set

1. If an endpoint is OUT only (not IN, IN\_OR\_OUT, or IN\_AND\_OUT type), the corresponding bits are reserved.

Bit(s)	Name	Description
7:1	IN or IN_OR_OUT INTERRUPTS	For BULK/Interrupt endpoints: The USB sets the corresponding bit under the following conditions: 1. IN_PKT_RDY bit (IN CSR1.D0) is cleared 2. SENT_STALL bit (IN CSR1.D5) is set 3. FIFO is flushed
		For ISO endpoints: The USB sets the corresponding bit under the following conditions: 1. IN_PKT_RDY bit (IN CSR1.D0) is cleared. 2. UNDER_RUN bit (IN CSR1.D2) is set. 3. SENT_STALL bit (IN CSR1.D5) is set. 4. FIFO is flushed. Note: Conditions 1 and 2 are mutually exclusive.
0	EPO	Endpoint 0 Interrupt. The USB sets this bit under the following conditions, as recorded in Endpoint 0 CSR: 1. OUT_PKT_RDY bit (D0) is set. 2. IN_PKT_RDY bit (D1) is cleared. 3. SENT_STALL bit (D2) is set. 4. DATA_END bit (D3) is cleared (Indicates End of control transfer). 5. SETUP_END bit (D4) is set.

#### OUT Interrupt Register (R4)

Each bit in this register corresponds to the respective Endpoint number.

All interrupts corresponding to endpoints whose direction is programmable (TYPE = IN\_OR\_OUT) are not mapped to this register. These bits will be RESERVED.

#### **OUT Interrupt Register**

Read/Write

Power On Default:

MMIO\_base + 0x060010 0b0000000

**Note:** Left unchanged by Reset Signaling.

7	6	5	4	3	2	1	0
		EP1 - E	P7 OUT INTER R Set	RUPTS <sup>1</sup>			Reserved

1. If an endpoint is direction IN or programmable (TYPE=IN or TYPE=IN\_OR\_OUT), the corresponding bits are reserved.

Bit(s)	Name	Description
7:1	EP1 - EP7 OUT INTERRUPTS	For BULK/Interrupt endpoints:         The USB sets the corresponding bit under the following conditions:         1. OUT_PKT_RDY bit (OUT CSR1.D0) is cleared         2. SENT_STALL bit (OUT CSR1.D6) is set         For ISO endpoints:         The USB sets the corresponding bit under the following conditions:         1. OUT_PKT_RDY bit (OUT CSR1.D6) is set         For ISO endpoints:         The USB sets the corresponding bit under the following conditions:         1. OUT_PKT_RDY bit (OUT CSR1.D0) is cleared.         2. OVER_RUN bit (OUT CSR1.D2) is set.         3. SENT_STALL bit (OUT CSR1.D6) is set.         Note: Conditions 1 and 2 are mutually exclusive.
0	Reserved	This bit is reserved.

# **USB** Interrupt

Read/Write MMIO\_base + 0x060018

Power On Default: 0b000

This register maintains interrupt status flags for bus signaling conditions.

**Note:** Left unchanged by Reset Signaling.

7	6	5	4	3	2	1	0
		Reserved			USB RESET R Set	RESUME R Set	SUSPEND R Set

Bit(s)	Name	Description
7:3	Reserved	These bits are reserved.
2	USB RESET	USB Reset Interrupt. The USB sets this bit when it receives reset signaling.
1	RESUME	Resume Interrupt. The USB sets this bit, when it receives resume signaling, <i>while in Suspend mode</i> . If the resume is due to a USB reset, the MCU is first interrupted with a RESUME interrupt. Once the clocks resume and the SE0 condition persists for 3ms, USB RESET interrupt will be asserted.
0	SUSPEND	Suspend Interrupt. The USB sets this bit when it receives Suspend signaling. This bit is set whenever there is no activity for 3ms on the bus. Thus if the MCU does not stop the clock after the first suspend interrupt, it will continue to be interrupted every 3ms as long as there is no activity on the USB bus. By default this interrupt is disabled.

#### Interrupt Enable Registers (R7, R9, R11)

For each interrupt register, there is a corresponding Interrupt Enable register. Register R7 masks the interrupts in the IN Interrupt Register R2; register R9 masks the interrupts in the OUT Interrupt Register R4; and register R11 masks the interrupts in the USB Interrupt Register R6 (except that the Resume Interrupt cannot be masked, i.e. USB Interrupt Enable Register D1 is ignored).

In each of these registers, if bit = 0, the interrupt is disabled. If bit = 1, the interrupt is enabled.

Please note that in each case it is the connection between the interrupt bit becoming set and MC\_INTR going low that is enabled or disabled: the interrupt registers themselves record when each interrupt is set even when the interrupt is disabled.

After reset, the IN and OUT Interrupt Enable Registers (registers R7 and R9) are set to enable the interrupts corresponding to the configured range of Endpoints, while the USB Interrupt Enable Register (R11) is set to just enable USB Reset Interrupts.

#### Interrupt Enable (R7)

Read/Write		MMIO_base + 0x06001C						
Power On De	fault:	N/A						
7	6	5	4	3	2	1	0	
	IN INTERRUPT ENABLE R/W R							

Bit(s)	Name	Description	
7:0	IN INTERRUPT ENABLE	Enables for Endpoints 0-7.	

#### Interrupt Enable (R9)

Read/Write

MMIO\_base +  $0 \times 060024$ 

N/A

Power On Default:

7	6	5	4	3	2	1	0		
	R/W R								

Bit(s)	Name	Description
7:0	OUT INTERRUPT ENABLE	Enables for Endpoints 0-7.

## Interrupt Enable (R11)

Read/Write

 $MMIO\_base + \texttt{0x06002C}$ 

0b100

Power On Default:

**Note:** Reset signaling leaves D2 unchanged.

7	6	5	4	3	2	1	0
		Reserved			USB I	NTERRUPT EN R/W R	NABLE

Bit(s)	Name	Description
7:3	Reserved	These bits are reserved.
2:0	USB INTERRUPT ENABLE	The D1 setting is ignored because the Resume interrupt cannot be masked.

#### Frame Number Registers

There are two Frame Number registers, R12 and R13. These two registers record the frame number received through the SOF taken. This information can be read by the MCU when it detects a SOF\_PULSE from the core.

If the SOF token received is corrupted, a synthetic SOF\_PULSE is generated (pulse width = one 12MHz clock) but the Frame number register remains unchanged.

Firmware can use these registers to determine the start and end points of an Isochronous transfer.

# Frame Number (R12)

Read/Write		$MMIO_base + 0x060030$						
Power On De	fault:	000000000000000000000000000000000000000						
7	6	5 4 3 2 1 0						
FRAME NUMBER 1 R W								

Bit(s)	Name	Description
7:0	FRAME NUMBER 1	Maintains bits 7:0 of the current Frame number.

#### Frame Number (R13)

Read/Write		$MMIO\_base + 0x060034$						
Power On D	efault:	0b000						
7	6	5	4	3	2	1	0	
Reserved					FRAME NUMBER 2 R W			

Bit(s)	Name	Description
7:3	Reserved	These bits are reserved.
2:0	FRAME NUMBER 2	Maintains bits 10:8 of the current Frame number.

#### **Index Register**

#### Index (R14)

Read/Write MMIO\_base + 0x060038

Power On Default: 0b0000000

The Index register maintains the number of the Endpoint that is currently selected, i.e. the Endpoint that the Indexed Registers IN-R1 through IN-R3, OUT-R1 through OUT-R5 currently display information about.

7	6	5	4	3	2	1	0	
INDEX REGISTER								
R/W R								

Bit(s)	Name	Description
7:0	INDEX REGISTER	Maintains the number of the currently selected endpoint.

#### **IN MAXP Register**

#### IN MAXP

Read/Write	$MMIO_base + 0x060040$
Power On Default:	0b0000001 (MAXP=8 bytes)

This register defines the maximum packet size for IN endpoints<sup>1</sup>.

The packet size may be set in multiples of 8 bytes up to 1023 bytes. If the MCU writes a value greater than the FIFO size, the value recorded will be automatically changed to select the FIFO size.

7	6	5	4	3	2	1	0
			F	XP ₩ ₹			

Bit(s)	Name	Description	
7:0	MAXP	$\begin{array}{ccc} 0x00 & MAXP = 0 \\ 0x01 & MAXP = 8 \\ 0x02 & MAXP = 16 \\ 0x03 & MAXP = 24 \end{array}$	
		0x80 MAXP = 1023	

<sup>1.</sup> For IN\_OR\_OUT type endpoints, MAXP is mapped to this register irrespective of the direction of the endpoint. EP0 is considered to be IN\_OR\_OUT type, so its MAXP is mapped to IN MAXP register

#### **IN CSR Registers**

These registers maintain the control and status bits for IN endpoints. They are split into IN CSR1 and IN CSR2. IN CSR1 maintains the status bits, while IN CSR2 maintains the configuration bits.

#### IN CSR1

Read/Write

MMIO\_base +  $0 \times 060044$ 

Power On Default: 0b0000000

This register maintains the status bits for IN endpoints. The MCU only needs to access this register for an IN endpoint, once the endpoint has been configured.

7	6	5	4	3	2	1	0
Reserved	CLR	SENT	SEND	FIFO	UNDER	FIFO_NOT	IN
R	W	R	R/W	RW	R	R	R
R	R	Set	R	Clear	Set	Set	Clear

Bit(s)	Name	Description
7	Reserved	This bit is reserved.
6	CLR	CLR_DATA_TOGGLE. When the MCU writes a 1 to this bit, the data toggle sequence bit is reset to DATA0.
5	SENT	SENT_STALL. The USB sets this bit when a STALL handshake is issued to an IN token, due to the MCU setting the SEND_STALL bit (D4). When the USB issues a STALL handshake, IN PKT RDY is cleared.
4	SEND	SEND_STALL. The MCU writes a 1 to this register to issue a STALL handshake to the USB. The MCU clears this bit to end the STALL condition.
3	FIFO	FIFO_FLUSH. The MCU sets this bit when it intends to flush the IN FIFO. This bit is cleared by the USB when the FIFO is flushed. The MCU is interrupted when this happens. If a token is in progress, the USB waits until the transmission is complete before flushing the FIFO. If two packets are loaded into the FIFO, only the top-most packet (one that was intended to be sent to the host) is flushed, and the corresponding IN_PKT_RDY bit for that packet is cleared.
2	UNDER	UNDER_RUN. Valid For Iso Mode Only The USB sets this bit in ISO mode when an IN token is received and the IN_PKT_RDY bit is not set. Under such conditions, the USB sends a zero length data packet and the next packet that is loaded into the IN FIFO is flushed.
1	FIFO_NOT	FIFO_NOT_EMPTY. When set, this bit indicates that there is at-least one packet of data in the FIFO.
0	IN	IN_PKT_RDY. The MCU sets this bit after writing a packet of data into the FIFO. The USB clears this bit once the packet has been successfully sent to the host. The USB also clears this bit if the FIFO is double-buffered and there is room for a second packet.
		An interrupt is generated when the USB clears this bit to prompt the MCU to load the next packet. While this bit is set, the MCU will not be able to write to the FIFO.
		This bit cannot be set if the SEND_STALL bit (D5) has been set by the MCU.

#### Silicon Motion<sup>®</sup>, Inc. Company Confidential

Note: D0 and D1 together can be used to indicate the FIFO state—in particular, whether it is Write Ready or Write Busy—as follows:

D0=0; D1=0; ⇒	FIFO empty	Write Ready	
D0=0; D1=1; ⇒	1 packet ≤ ½ FIFO size	Write Ready	
D0=1; D1=0;	Impossible combination		
	2 Packets $\leq \frac{1}{2}$ FIFO size or 1 Packet > $\frac{1}{2}$ FIFO size	Write Busy	

# IN CSR2

Read/Write

 $MMIO_base + 0x060048$ 

Power On Default: 0b0XX00000

This register is used to configure IN endpoints.

7	6	5	4	3	2	1	0
AUTO_SET R/W R	ISO R/W R	MODE_IN R/W R	RATE R/W R		Rese	erved	

Bit(s)	Name	Description
7	AUTO_SET	If set, IN_PKT_RDY automatically are set by the core whenever the MCU writes MAXP data, without any intervention from MCU. If the MCU writes less than MAXP data, then IN_PKT_RDY bit has to be set by the MCU.
		The default for this bit is 0.
6	ISO	This bit is only R/W for endpoints whose transfer type is programmable, i.e., TYPE = ISO_OR_BULK. For other endpoints, this bit is read-only and returns the appropriate value. 0: Configures endpoint for Bulk transfers (default). 1: Configures endpoint for ISO transfers.
5	MODE_IN	This bit is only used for endpoints whose direction is programmable, i.e., TYPE = IN_OR_OUT. For other endpoints, this bit is Read only and returns zero when read. 1: Configures endpoint direction as IN. 0: Configures endpoint direction as OUT. The default for this bit is IN (D5 = 1).
4	RATE_INTERRUPT	This bit is used only for BULK/Interrupt type endpoints. Isochronous endpoints automatically toggle the Data PID regardless of the state of this bit. When set, this bit configures the endpoint as a rate feedback interrupt endpoint i.e. the PID for each packet will toggle between DATA0 and DATA1 regardless of whether the previous transfer was acknowledged. 0: Configures endpoint direction as IN. 1: Configures endpoint direction as OUT.
3:0	Reserved	These bits are reserved.

## OUT MAXP

Read/Write	MMIO_base + 0x06004C
Power On Default:	0b0000001 (MAXP=8 bytes)

This register defines the maximum packet size for OUT endpoints.

The packet size may be set in multiples of 8 bytes up to 1023 bytes. If the MCU writes a value greater than the FIFO size, the value recorded will be automatically changed to select the FIFO size.

The packet size may be set in multiples of 8 bytes up to 1023 bytes. If the MCU writes a value greater than the FIFO size, the value recorded will be automatically changed to select the FIFO size.

1 0	5	4	3	2	1	0	
MAXP R/W							

Bit(s)	Name	Descriptio	Description		
7:0	MAXP	0x00 0x01 0x02 0x03	MAXP = 0 MAXP = 8 MAXP = 16 MAXP = 24		
		0x80	MAXP = 1023		

#### **OUT CSR Registers**

There are two CSR registers, OUT CSR1 and OUT CSR2, which are used to control OUT endpoints by the MCU.

OUT CSR1 maintains status information, while OUT CSR2 is used to configure the endpoint.

# OUT CSR1

Read/Write

MMIO\_base + 0x060050

Power On Default: 0b0000000

The OUT CSR1 register maintains status information.

7	6	5	4	3	2	1	0
CLR	SENT	SEND	FIFO	DATA	OVER	FIFO_FULL	OUT
W	R	R/W	W	R	R	R	R
R	Set	R	Clear	R/W	Set	Set	Set

Bit(s)	Name	Description					
7	CLR	CLR_DATA_TOGGLE. Wr bit is reset to DATA0.	nen the MCU writes a 1 to this bit, the data toggle sequence				
6	SENT	handshake. The USB iss	SENT_STALL. The USB sets this bit when an OUT token is ended with a STALL handshake. The USB issues a STALL handshake to the host if it sends more than MAXP data for the OUT token.				
5	SEND		SEND_STALL. The MCU writes a 1 to this bit to issue a STALL handshake to the USB. The MCU clears this bit to end the STALL condition.				
4	FIFO		FIFO_FLUSH. The MCU writes a 1 to this bit to flush the FIFO. This bit can be set only when OUT_PKT_RDY (D0) is set. The packet due to be unloaded by the MCU will be flushed.				
3	DATA	set, it indicates the data p bit stuffing or CRC). If two	DATA_ERROR. This bit should be sampled alongside OUT_PKT_RDY (D0). When set, it indicates the data packet due to be unloaded by the MCU has an error (either bit stuffing or CRC). If two packets are loaded into the FIFO, and the second packet has an error, then this bit gets set only after the first packet is unloaded.				
		This bit is automatically cl	eared when OUT_PKT_RDY gets cleared.				
2	OVER	OVER_RUN. Valid For Iso Mode Only This bit is set if the core is	not able to load an OUT ISO token into the FIFO.				
1	FIFO_FULL	Indicates no more packets	s can be accepted.				
		D0=0; D1=0; ⇒	FIFO empty				
		D0=1; D1=0;	1 packet ≤ ½ FIFO size in FIFO				
		D0=1; D1=1; ⇒	2 Packets ≤ ½ FIFO size or 1 Packet > ½ FIFO size				
0	OUT		OUT_PKT_RDY. The USB sets this bit once it has loaded a packet of data into the FIFO. Once the MCU reads the FIFO for the entire packet, this bit should be cleared by the MCU <sup>1</sup> .				

1. See AUTO\_CLR.

# OUT CSR2

Read/Write

MMIO\_base + 0x060054

Power On Default: 0b0XX00000

This register is used to configure OUT endpoints.

7	6	5	4	3	2	1	0
AUTO_CLR R/W R	ISO R/W R			Rese	erved		

Bit(s)	Name	Description
7	AUTO_CLR	If set, OUT_PKT_RDY automatically is cleared by the core whenever the MCU reads data from the OUT FIFO, without any intervention from MCU. If the MCU writes less than MAXP data, then IN_PKT_RDY bit has to be set by the MCU.
		The default for this bit is 0.
6	ISO	<ul> <li>This bit is only R/W for endpoints whose transfer type is programmable, i.e., TYPE = ISO_OR_BULK. For other endpoints, this bit is Read only and returns the appropriate value.</li> <li>0: Configures endpoint for Bulk transfers (default).</li> <li>1: Configures endpoint for ISO transfers.</li> </ul>
5:0	Reserved	These bits are reserved.

## EP0 CSR

Read/Write

 $MMIO_base + 0x060044$ 

Power On Default:

0b0000000 This register contains the control and status bits for Endpoint 0. Because a control transaction involves both IN and OUT tokens, there is only one CSR register, mapped to the IN CSR1 register.

7	6	5	4	3	2	1	0
SERV_SET	SERV_OUT	SEND	SETUP_END	DATA_END	SENT	IN	OUT
W	W	R/W	R	R	R	R	R
Clear	Clear	Clear	Set	Clear	Set	Clear	Set

Bit(s)	Name	Description
7	SERV_SET	SERVICED_SETUP_END. The MCU writes a 1 to this bit to clear SETUP_END (D4).
6	SERC_OUT	SERVICED_OUT_PKT_RDY. The MCU writes a 1 to this bit to clear OUT_PKT_RDY (D0).
5	SEND	SEND_STALL. When the MCU decodes a invalid token, it writes a 1 to this bit at the same time as it clears OUT_PKT_RDY (D0). The USB then issues a STALL handshake to the current control transfer. The MCU writes a 0 to end the STALL condition.
4	SETUP_END	The USB sets this read-only bit when a control transfer ends before DATA_END (D3) is set. The MCU clears this bit by writing a 1 to the SERVICED_SETUP_END (D7) bit. When the USB sets this bit, an interrupt is generated to the MCU. The USB then flushes the FIFO and invalidates MCU access to the FIFO. When MCU access to the FIFO is invalidated, this bit is cleared. <sup>1</sup>
3	DATA_END	The MCU sets this bit: 1. After the last packet of data is loaded into the FIFO, IN_PKT_RDY is set. 2. While it clears OUT_PKT_RDY after unloading the last packet of data. 3. For a zero length data phase, when it clears OUT_PKT_RDY and sets IN_PKT_RDY <sup>2</sup>
2	SENT	SENT_STALL. The USB sets this bit if a control transaction is ended following a protocol violation. An interrupt is generated when this bit is set.
1	IN	IN_PKT_RDY. The MCU sets this bit after writing a packet of data into Endpoint 0 FIFO. The USB clears this bit once the packet has been successfully sent to the host. An interrupt is generated when the USB clears this bit, so the MCU can load the next packet. For a zero length data phase, the MCU sets IN_PKT_RDY and DATA_END (D3) at the same time.
0	OUT	OUT_PKT_RDY. The USB sets this read-only bit once a valid token is written to the FIFO. An interrupt is generated when the USB sets this bit. The MCU clears this bit by writing a 1 to the SERVICED_OUT_PKT_RDY bit (D6).

1. The OUT\_PKT\_RDY bit may be set at the same time that the SETUP\_END bit is set. This happens when the current transfer has ended, and a new control transfer is received before the MCU can service the interrupt. In such a case, the MCU should first clear the SETUP END bit, and then start servicing the new control transfer.

2. In the case of a control transfer with no data phase, then after unloading the setup token the MCU sets IN\_PKT\_RDY and DATA\_END at the same time that it clears OUT\_PKT\_RDY for the Setup token.

#### **OUT Write Counter Registers**

The OUT Write Count registers are used to record the write count (that is, the number of bytes in the packet that is due to be unloaded by the MCU).

#### **Out Write Count 1**

Read/Write MMIO\_base + 0x060058

Power On Default: 0b0000000

The OUT\_WRT\_CNT1 register maintains the lower byte of this write count (bits 7:0).

7	6	5	4	3	2	1	0				
OUT_WRT_CNT1											
	R W										

Bit(s)	Name	Description
7:0	OUT_WRT_CNT1	Maintains bits 7:0 of the Write Count.

## **Out Write Count 2**

Read/Write MMIO\_base + 0x06005C

Power On Default: 0b0000000

The OUT\_WRT\_CNT2 register maintains the higher byte of the write count (bits 15:8).

7	6	5	4	3	2	1	0				
	OUT_WRT_CNT2										
	R W										

Bit(s)	Name	Description
7:0	OUT_WRT_CNT2	Maintains bits 15:8 of the Write Count.



# GPIO/I<sup>2</sup>C

# **Functional Description**

#### **GPIO Overview**

The GPIO peripheral includes the following registers:


- Data register
- Data Direction register
- Interrupt Setup register
- Interrupt Status register
- Interrupt Reset register

# *I<sup>2</sup>C* Interface Overview

The SM501 supports one I2C interface (GPIO bits 46:47). The interface is in Master mode with 7-bit addressing. It supports speeds up to 400 kb/s (Fast mode).

Figure 9-1 shows a simplified block diagram of the  $I^2C$  interface.

## Figure 9-1: I<sup>2</sup>C Interface Block Diagram



# **Operational Register Descriptions**

# About the Programmer's Model


The base address of the GPIO is not fixed, and can be different for any particular system implementation. However, the offset of any particular register from the base address is fixed.

The following locations are reserved and must not be used during normal operation:

- Locations at offsets 0x424 to 0xFCC are reserved for possible future extensions and test purposes
- Locations at offsets +0xFDO to +0xFDC are reserved for future ID expansion.

Figure 9-2 shows how this 64kB region in the MMIO space is laid out. It controls the GPIO registers and the I<sup>2</sup>C Master registers.

# Figure 9-2: GPIO / I<sup>2</sup>C Master Register Space



The following sections define each region in more detail.

# Summary of GPIO and I<sup>2</sup>C Registers

The GPIO and  $I^2C$  registers are shown in Table 9-1.

Table	9-1:	GPIO	and	l <sup>2</sup> C	Register	Summary
-------	------	------	-----	------------------	----------	---------

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value	Register Name
0x010000	R/W	32	0x00000000	GPIO Data Low
0x010004	R/W	32	0x00000000	GPIO Data High
0x010008	R/W	32	0x00000000	GPIO Data Direction Low

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value	Register Name		
0x01000C	R/W	32	0x00000000	GPIO Data Direction High		
0x010010	R/W	32	0x00000000	GPIO Interrupt Setup		
0x010014	R	32	0x00000000	GPIO Interrupt Status		
0x010014	4 W 32 0x0000000		0x00000000	GPIO Interrupt Reset		
I <sup>2</sup> C Master						
0x010040	R/W	8	0x00	I <sup>2</sup> C Byte Count		
0x010041	R/W	8	0x00	I <sup>2</sup> C Control		
0x010042	R	8	0x00	I <sup>2</sup> C Status		
0x010042	W	8	0x00	I <sup>2</sup> C Reset		
0x010043	R/W	8	0x00	I <sup>2</sup> C Slave Address		
0x010044 - 0x010053	R/W	8	0x00	I <sup>2</sup> C Data		

Table 9-1	: GPIO and I <sup>2</sup> C	Register S	Summary (	(Continued)
-----------	-----------------------------	------------	-----------	-------------


1. Refer to Table 1-5 on page 29 for MMIO\_base values depending on the CPU.

#### **GPIO** Register Descriptions

The GPIO registers are described in this section.

The GPIO registers control the GPIO pins. There are seven GPIO registers, two of which share the same address for interrupt status/reset. Figure 9-3 defines the register layout for the GPIO registers.





#### **GPIO** Data Low

Read/Write Address 0x010000															
Power	on Def	fault		0x00	0x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Data <sub>31:16</sub> R/W														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Data R/	a <sub>15:0</sub> /W							

Bit(s)	Name	Description
31:0	Data <sub>31:0</sub>	The values in the $Data_{31:0}$ bits reflect the value on the $GPIO_{31:0}$ pins.

This register reflects the value on a GPIO pin. If it is programmed as an input, the value of the GPIO pin is transferred to the corresponding bit in this register. If it is programmed as an output, the value of the bit is transferred to the corresponding GPIO pin.

## **GPIO** Data High

Read/W Power-		ault			ess 0x0		4								
31	30	29	28	27											16
	Data <sub>63:48</sub> R/W														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Data R/	47:32 /W							

Bit(s)	Name	Description
31:0	Data <sub>63:32</sub>	The values in the $Data_{63:32}$ bits reflect the value on the $GPIO_{63:32}$ pins.

This register reflects the value on a GPIO pin. If it is programmed as an input, the value of the GPIO pin is transferred to the corresponding bit in this register. If it is programmed as an output, the value of the bit is transferred to the corresponding GPIO pin.

# **GPIO Data Direction Low**

Read/V Power-		ault			ess 0x0 00000		8								
31	30	29	28	27	7 26 25 24 23 22 21 20 19 18 17 16										16
	Direction <sub>31:16</sub> R/W														
15	14	13	13         12         11         10         9         8         7         6         5         4         3         2         1         0										0		
							Direct R/	ion <sub>15:0</sub> W							

Bit(s)	Name	Description
31:0	Direction <sub>31:0</sub>	This register defines whether a GPIO pin is programmed as in input or as an output. 0: Input. 1: Output.

# **GPIO Data Direction High**

Read/Write

Address 0x01000C

Power-on Default 0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Direction <sub>63:48</sub> R/W															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Direction <sub>47:32</sub> R/W														

Bit(s)	Name	Description
31:0	Direction <sub>63:32</sub>	This register defines whether a GPIO pin is programmed as in input or as an output. 0: Input. 1: Output.

# **GPIO Interrupt Setup**

	Read/WriteAddress 0x010010Power-on Default0x00000000																
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	Reserved								Trigger <sub>54:48</sub> R/W								
15	14 13 12 11 10 9 8								6	5	4	3	2	1	0		
Res	Active <sub>54:48</sub> R/W										E	nable <sub>54:</sub> R/W	48				

Bit(s)	Name	Description
31:23	Reserved	These bits are reserved.
22:16	Trigger <sub>54:48</sub>	Triggering Type. 0: Edge triggered. 1: Level triggered.
15	Res	This bit is reserved.
14:8	Active <sub>54:48</sub>	Active State. 0: Active low or falling edge. 1: Active high or rising edge.
7	Res	This bit is reserved.
6:0	Enable <sub>54:48</sub>	This register defines whether GPIO54:48 pins are programmed as regular input/output pins or as interrupt input pins. It also defines the interrupt type. 0: Regular GPIO Input/Output. 1: GPIO Interrupt.

# **GPIO Interrupt Status**

Read				Address 0x010014													
Power	on Def	fault		0x00	00000	00											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	Reserved								Status <sub>54:48</sub> R/W								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							Rese	erved									

Bit(s)	Name	Description
31:23	Reserved	These bits are reserved.
22:16	Status <sub>54:48</sub>	This read/only register reflects the status of the interrupt pins. When an external interrupt happens on a GPIO interrupt pin, the status bit will be set to "1" until the software resets the interrupt by writing to the GPIO Interrupt Status. 0: Interrupt inactive. 1: Interrupt active.
15:0	Reserved	These bits are reserved.

# **GPIO Interrupt Reset**


Write				Addre	ess 0x(	01001										
Power-on Default0x00000000																
31	31         30         29         28         27         26         25         24         23										20	19	18	17	16	
	Reserved								Reset <sub>54:48</sub> W							
15         14         13         12         11         10         9         8         7									6	5	4	3	2	1	0	
Reserved																

Bit(s)	Name	Description
31:23	Reserved	These bits are reserved.
22:16	Reset <sub>54:48</sub>	This field resets the GPIO interrupt. 0: No action. 1: Reset interrupt.
15:0	Reserved	These bits are reserved.

# *I<sup>2</sup>C Master Register Descriptions*

The I<sup>2</sup>C Master registers control the I<sup>2</sup>C GPIO pins. Figure 9-4 defines the register layout for the I<sup>2</sup>C Master registers.

# Figure 9-4: I<sup>2</sup>C Master Register Space



# I<sup>2</sup>C Byte Count

Read/Write Address 0x010040								
ł	Power-on De	fault	0x00					
Γ	7	6	5	4	3	2	1	0
	Reserved						ount /W	

Bit(s)	Name	Description
7:4	Reserved	These bits are reserved.
3:0	Count	Byte count – 1.

# I<sup>2</sup>C Control

Read/Write

Address 0x010041

 $0 \times 00$ 

Power-on Default

7	6	5	4	3	2	1	0
Reserved	Repeat	IntAck	Int	Reserved	Status	Mode	E
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit(s)	Name	Description
7	Reserved	This bit is reserved.
6	Repeat	Repeated Start Enable. 0: Disable. 1: Enable.
5	IntAck	Interrupt Acknowledge. 0: Not acknowledge. 1: Acknowledge.
4	Int	Interrupt Enable. 0: Disable. 1: Enable.
3	Reserved	This bit is reserved.
2	Status	Start/Stop Status. 0: Stop. 1: Start.
1	Mode	Bus Speed Mode Select. 0: Standard mode (100kbps). 1: Fast mode (400kbps).
0	E	Controller Enable. 0: Disable. 1: Enable.

# I<sup>2</sup>C Status

Read	Address 0x010042
Power-on Default	0x00

7	6	5	4	3	2	1	0
Reserved				Complete	Error	Ack	Busy
				R	R	R	R

Bit(s)	Name	Description
7:4	Reserved	These bits are reserved.
3	Complete	Whole Transfer Completed. 0: Transfer in progress. 1: Transfer completed.
2	Error	Bus Error. 0: Normal. 1: Error.
1	Ack	Slave Acknowledge Received. 0: Not received. 1: Received.
0	Busy	Bus Busy. 0: Idle. 1: Busy.

# I<sup>2</sup>C Reset

WriteAddress 0x010042Power-on Default0x007654

7	6	5	4	3	2	1	0
		Reserved			Error W	Rese	erved

Bit(s)	Name	Description
7:3	Reserved	These bits are reserved.
2	Error	Bus Error. 0: Clear.
1:0	Reserved	These bits are reserved.

## I<sup>2</sup>C Slave Address

Read/Write Power-on De	fault	Address 0 0x00	Address 0x010043 0x00								
7	6	5	5 4 3 2 1								
	Address R/W										

Bit(s)	Name	Description
7:1	Address	7-bit Slave Address.
0	R/W	Read/Write Select. 0: Write. 1: Read.

## I<sup>2</sup>C Data

Read/Write

#### Address 0x010044 through 0x010053

Power-on Default 0x00

7	6	5	4	3	2	1	0
			Da R/	ata /W			


Bit(s)	Name	Description
7:0	Data	There are 16 $I^2C$ Data registers that hold the data to be written to or read from the $I^2C$ slave. These registers can be accessed in 8-bit, 16-bit, or 32-bit mode for very fast FIFO transfers.

10

## **Functional Description**

#### ZV Port Overview

The SM501 Zoom Video Port (ZV Port) can interface with video decoders, such as NTSC/PAL decoders, MPEG-2 decoders, and JPEG codecs. The ZV Port also can interface directly to an NTSC/PAL decoder, such as the Philips SA7111 or BT819. Figure 10-1 illustrates an example of the interface between the Philips SA7118 video encoder and the ZV Port.



#### Figure 10-1: Video Encoder Interface through the Video Port

Incoming video data from the ZV Port can be interlaced or non-interlaced and YUV or RGB format. By disabling the video capture function, the ZV Port can be configured in output mode. In output mode, the ZV Port can send video data and 18-bit graphics in RGB format.

#### Video Capture Unit Overview

The Video Capture Unit captures incoming video data from the ZV Port and then stores the data into the frame buffer. The Video Capture Unit maintains display quality and balances the capture rate. Its key features are:

- 2-to-1 reduction for horizontal and vertical frame size
- YUV 4:2:2, YUV 4:2:2 with byte swapping, and RGB 5:6:5
- Interlaced data and non-interlaced data capture


- Single buffer and double buffer capture
- Cropping

The SM501 uses the Video Processor block to display captured data on the display (LCD, TV, or CRT). The Video Window displays the captured data. The Video Processor does the stretching, color interpolation, YUV-to-RGB conversion, and color key functions.

## **Operational Register Descriptions**

#### About the Programmer's Model

Figure 10-2 shows how this 64kB region in the MMIO space is laid out. It controls the ZV Port capture registers.



#### Figure 10-2: ZV Port Register Space

#### Summary of ZV Port Registers

The ZV Port registers are shown in Table 10-1.

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value <sup>2</sup>	Register Name		
0x090000	R/W	32	0b0000.XXXX.0000.0000. 0000.0000.0000.00	Capture Control		
0x090004	R/W	32	Undefined	Capture Clipping		
0x090008	R/W	32	Undefined	Capture Size		
0x09000C	R/W	32	Undefined	Capture Buffer 0 Address		
0x090010	R/W	32	Undefined	Capture Buffer 1 Address		
0x090014	R/W	32	Undefined	Capture Buffer Offset		
0x090018	R/W	32	0x0000004	Capture FIFO Control		

 Table 10-1: ZV Port Register Summary

1. Refer to Table 1-5 on page 29 for MMIO\_base values depending on the CPU.

2. In the reset values, "X" indicates don't care.

16

HS

R/W

0

E R/W

## **Capture Control**

Read/W Power-	Vrite on Def	ault			MMIO_base + 0x090000 0b0000.xxxx.0000.0000.0000.0000.000									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
	Rese	erved		F R	l R	CB R	VSS R	Reserved				HA R/W	VS R/W	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
FD R/W	VP R/W	HP R/W	CP R/W	UVS R/W	BS R/W	CS R/W	CF R/W	FS R/W	W R/W	B R/W	DB R/W	CC R/W	Rese	erved

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27	F	Field Input Status. This bit is read-only. o: Even field. 1: Odd field.
26	1	Interlace Status. This bit is read-only. 0: Non-interlaced. 1: Interlaced.
25	СВ	Current Buffer Status. This bit is read-only. 0: Capturing data into buffer 0. 1: Capturing data into buffer 1.
24	VSS	Vertical Sync Status. This bit is read-only. 0: VSync pulse is inactive. 1: VSync pulse is active.
23:19	Reserved	These bits are reserved.
18	НА	Enable Horizontal Averaging. 0: Disable. 1: Enable.
17	VS	Enable 2÷1 Vertical Shrink. 0: Disable. 1: Enable.
16	HS	Enable 2÷1 Horizontal Shrink. 0: Disable. 1: Enable.
15	FD	Field Detect Method. 0: Rising edge of VSync. 1: Falling edge of VSync.
14	VP	Select VSync Phase. 0: Active high. 1: Active low.
13	HP	Select HRef Phase. 0: Active high. 1: Active low.

Bit(s)	Name	Description
12	СР	Select Input Clock Polarity. 0: Active high. 1: Active low.
11	UVS	Enable UV Swap. 0: Disable. 1: Enable.
10	BS	Enable Byte Swap. 0: Disable. 1: Enable.
9	CS	Capture Size. 0: 16-bit. 1: 8-bit.
8	CF	Capture Format. 0: YUV. 1: RGB.
7	FS	Enable Field Swap. 0: Disable. 1: Enable.
6	W	Enable Interlaced Data Capturing in Weave. 0: Disable. 1: Enable.
5	В	Enable Interlaced Data Capturing in Bob. 0: Disable. 1: Enable.
4	DB	Enable Double Buffering. 0: Disable. 1: Enable.
3	СС	Select Capture Control. 0: Continuous capture. 1: Conditional capture by using the S bit.
2:1	Reserved	These bits are reserved.
0	E	Enable Capture. 0: Disable. 1: Enable.

## Capture Clipping

Read/W Power-		ault		MMI Unde	O_base fined	+ 0x0	90004	4							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Rese	erved								Clip /W				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•	Rese	erved						•		Clip /W		•	•	•

Bit(s)	Name	Description
31:26	Reserved	These bits are reserved.
25:16	YClip	Number of lines to skip after VSync.
15:10	Reserved	These bits are reserved.
9:0	XClip.	Number of pixels to skip after HRef.

## Capture Size

Read/V Power-		ault		MMI Unde	O_base fined	+ 0x0	9000	8							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	F	Reserve	d							Height R/W					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	F	Reserve	d							Width R/W					

Bit(s)	Name	lame Description					
31:27	Reserved	These bits are reserved.					
26:16	Height	Number of lines to capture.					
15:11	Reserved	These bits are reserved.					
10:0	Width	Number of pixels to capture.					

Version B-1

#### Capture Buffer 0 Address

MMIO\_base + 0x09000C

Power-on Default

Undefined

31	30	29	28	27	26	25         24         23         22         21         20         19         18         17         16									
S R/W	F	Reserve	d	Ext R/W	CS R/W	Memory Address R/W					;				
15	14	13	12	11	10	9 8 7 6 5 4 3 2 1 0									
	Memory Address R/W										0 0	00			

Bit(s)	Name	Description
31	S	Status Bit. 0: Flip not pending. 1: Flip pending.
30:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Memory Address	Memory address of capture buffer 0 with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

#### **Capture Buffer 1 Address**

MMIO\_base + 0x090010

Power-on Default

Undefined

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
S R/W	F	Reserve	d	Ext R/W	CS R/W	Memory Address R/W					3				
15	14	13	12	11	10	9	9 8 7 6 5 4 3						2	1	0
	Memory Address R/W										0 0	00			

Bit(s)	Name	Description
31	S	Status Bit. 0: Flip not pending. 1: Flip pending.
30:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:4	Memory Address	Memory address of capture buffer 1 with 128-bit alignment.
3:0	0000	These bits are hardwired to zeros.

#### Capture Buffer Offset

Read/W Power-		ault		MMIO_base + 0x090014 Undefined									
31	30	29	28	27	27         26         25         24         23         22         21         20         19         18         17         16								
	Reserved												
15	14	13	12	11	11 10 9 8 7 6 5 4 3 2 1 0							0	
	Offset R/W										0 0	00	

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:4	Offset	Number of 128-bit aligned bytes per line of the capture buffer.
3:0	0000	These bits are hardwired to zeros.

#### **Capture FIFO Control**

MMIO\_base + 0x090018

 $0 \times 00000004$ 

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	15 14 13 12 11 10 9 8 7 6 5 4 3									3	2 1 0				
	Reserved										FIFO R/W				

Bit(s)	Name	Description
31:3	Reserved	These bits are reserved.
2:0	FIFO	FIFO Request Level. When the FIFO empty level reaches the level specified, a FIFO read request will be generated. 000: 2 or more empty. 001: 3 or more empty. 010: 4 or more empty. 011: 5 or more empty. 100: 6 or more empty. 101: 8 or more empty. 110: 10 or more empty. 111: 12 or more empty.

11

# AC97-Link & I<sup>2</sup>S

SM501 MSOC<sup>™</sup> Databook


Preliminary

## **Functional Description**

## AC97-Link and I<sup>2</sup>S Interface Overview

Figure 11-1 shows a simplified block diagram of the AC97-link and I<sup>2</sup>S interfaces.

#### Figure 11-1: AC97-Link and I<sup>2</sup>S Interface Block Diagram



The SM501 provides a raw audio data transmission interface that can be configured as either an  $I^2S$  or an AC97-link interface.

The AC97-link and  $I^2S$  functional blocks share the same set of external pins, so only one can be active at a time. Both AC97-link and  $I^2S$  can be programmed by the on-chip 8051 or an external CPU. The on-chip 8051 uses byte accesses.


For I<sup>2</sup>S, the SM501 can be programmed to be either master or slave. For AC97-link, the SM501 acts as a controller.


For the AC97-link interface, only slot 0 to slot 4 transmissions are supported.

## **Operational Register Descriptions**

#### About the Programmer's Model

Figure 11-2 shows how this 64kB region in the MMIO space is laid out. It contains the registers to control the AC97-link and  $I^2S$  interfaces.





The following subsections define each region in more detail.

#### Summary of AC97-Link and I<sup>2</sup>S Registers

The AC97-link and I<sup>2</sup>S registers are shown in Table 11-1.

 Table 11-1: AC97-Link and I<sup>2</sup>S Port Register Summary

External CPU Offset from MMIO_base <sup>1</sup>	Internal 8051 Address <sup>2</sup>	Туре	Width	Reset Value	Register Name		
AC97-Link							
0x0A0100	0x9100	R/W	32	0x0000000	AC97 TX Slot 0: TAG		
0x0A0104	0x9104	R/W	32	0x0000000	AC97 TX Slot 1: Command Address Port		
0x0A0108	0x9108	R/W	32	0x0000000	AC97 TX Slot 2: Command Data Port		
0x0A010C	0x910C	910C R/W 32 0x0000000		0x0000000	AC97 TX Slot 3: PCM Playback Left Channel		
0x0A0110	0x9110	R/W	32	0x0000000	AC97 TX Slot 4: PCM Playback Right Channel		

External CPU Offset from MMIO_base <sup>1</sup>	Internal 8051 Address <sup>2</sup>	Туре	Width	Reset Value	Register Name		
0x0A0140	0x9140	R	32	0x0000000	AC97 RX Slot 0: TAG		
0x0A0144	0x9144	R	32	0x0000000	AC97 RX Slot 1: Status Address Port		
0x0A0148	0x9148	R	32	0x0000000	AC97 RX Slot 2: Status Data Port		
0x0A014C	0x914C	R	32	0x0000000	AC97 RX Slot 3: PCM Record Left Channel		
0x0A0150	0x9150	R	32	0x0000000	AC97 RX Slot 4: PCM Record Right Channel		
0x0A0180	0x9180	R/W	32	0x0000000	AC97 Control & Status		
l <sup>2</sup> S							
0x0A0200	0x9200	R/W	32	0x0000000	I <sup>2</sup> S TX Data Left		
0x0A0204	0x9204	R/W	32	0x0000000	I <sup>2</sup> S TX Data Right		
0x0A0208	0x9208	R/W	32	0x0000000	I <sup>2</sup> S RX Data Left		
0x0A020C	0x920C	R/W	32	0x0000000	I <sup>2</sup> S RX Data Right		
0x0A0210	0x9210	R/W	32	0x00000000 I <sup>2</sup> S Control & Status			
0x0A0214	0x9214	R/W	32	0x00000023 I <sup>2</sup> S Clock Control			


## Table 11-1: AC97-Link and I<sup>2</sup>S Port Register Summary (Continued)

1. Refer to Table 1-5 on page 29 for MMIO\_base values depending on the CPU.

2. The 8051 uses byte accesses.

#### AC97-Link Register Descriptions

Figure 11-3 shows how the 256-byte region in the MMIO space is laid out. It contains the registers to control the AC97-Link Controller.



#### Figure 11-3:AC97-Link Register Space

#### AC97 TX Slot 0: TAG

Read/V Power-		fault			D_base 00000		A010	0 / 805	1 Addr	ess Ox	9100				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
V R/W	S1 R/W	S2 R/W	S3 R/W	S4 R/W					0000	0000	0000				

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15	V	Valid Frame Tag. 0: Ignore entire frame. 1: Interpret S1 through S4 bits for valid frame slots.
14	S1	Slot 1 Valid Tag. 0: No data to transmit. 1: Data to transmit.
13	S2	Slot 2 Valid Tag. 0: No data to transmit. 1: Data to transmit.

Bit(s)	Name	Description
12	S3	Slot 3 Valid Tag. 0: No data to transmit. 1: Data to transmit.
11	S4	Slot 4 Valid Tag. 0: No data to transmit. 1: Data to transmit.
10:0	0000000000	These bits are programmed to zeros.

#### AC97 TX Slot 1: Command Address Port

0x00000000

Read/Write

MMIO\_base + 0x0A0104 / 8051 Address 0x9104

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved											R R/W	Index R/W		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		lex W		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											

Bit(s)	Name	Description
31:20	Reserved	These bits are reserved.
19	R	Read/Write Select. 0: Write. 1: Read.
18:12	Index	Control Register Index.
11:0	00000000000	These bits are programmed to zeros.

#### AC97 TX Slot 2: Command Data Port

Read/W	Vrite			MMI	MMIO_base + 0x0A0108 / 8051 Address 0x9108												
Power-	on Def	ault		$0 \times 00$	x0000000												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
					Reserved								Data R/W				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	Data R/W											0 0	00				

Bit(s)	Name	Description
31:20	Reserved	These bits are reserved.
19:4	Data	Control Register Write Data.
3:0	0000	These bits are programmed to zeros.

#### AC97 TX Slot 3: PCM Playback Left Channel

#### Read/Write

MMIO\_base + 0x0A010C / 8051 Address 0x910C

Power-on Default

0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	Reserved												Data R/W			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Data R/W															

Bit(s)	Name	Description
31:20	Reserved	These bits are reserved.
19:0	Data	Composite Digital Audio Left Playback Data.

#### AC97 TX Slot 4: PCM Playback Right Channel

Read/W	Vrite			MMI	MMIO_base + 0x0A0110 / 8051 Address 0x9110										
Power-	on Def	ault		0x00	x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Rese	erved				Da R/					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								ata ⁄W							

Bit(s)	Name	Description
31:20	Reserved	These bits are reserved.
19:0	Data	Composite Digital Audio Right Playback Data.

#### AC97 RX Slot 0: TAG

Read

#### MMIO\_base + 0x0A0140 / 8051 Address 0x9140

Power-on Default

0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R R	S1 R	S2 R	S3 R	S4 R					F	Reserve	d				

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15	R	Codec Ready Flag. 0: Codec is not ready, ignore entire frame. 1: Codec is ready, interpret S1 through S4 bits for valid slots.
14	S1	Slot 1 Valid Tag. 0: No data to receive. 1: Data to receive.
13	S2	Slot 2 Valid Tag. 0: No data to receive. 1: Data to receive.
12	S3	Slot 3 Valid Tag. 0: No data to receive. 1: Data to receive.

Bit(s)	Name	Description
11	S4	Slot 4 Valid Tag. 0: No data to receive. 1: Data to receive.
10:0	Reserved	These bits are reserved.

#### AC97 RX Slot 1: Status Address Port

Read

MMIO\_base + 0x0A0144 / 8051 Address 0x9144

Power-on Default 0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved											0		Index R	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Inc F	lex R		R3 R	R4 R					Rese	erved				

Bit(s)	Name	Description
31:20	Reserved	These bits are reserved.
19	0	This bit is hardwired to 0.
18:12	Index	Control Register Index.
11	R3	On Demand Data Request Flag for Slot 3. 0: Send data next transmission. 1: Do not send data next transmission.
10	R4	On Demand Data Request Flag for Slot 4. 0: Send data next transmission. 1: Do not send data next transmission.
9:0	Reserved	These bits are reserved.

#### AC97 RX Slot 2: Status Data Port

Read				MMI	MMIO_base + 0x0A0148 / 8051 Address 0x9148												
Power-	on Def	ault		0x00	00000	00											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
				Reserved Data R					Reserved								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						ata R							Rese	erved			

Bit(s)	Name	Description
31:20	Reserved	These bits are reserved.
19:4	Data	Control Register Read Data.
3:0	Reserved	These bits are reserved.

#### AC97 RX Slot 3: PCM Record Left Channel

## Read

#### MMIO\_base + 0x0A014C / 8051 Address 0x914C

Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	Reserved												Data R				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	Data R																

Bit(s)	Name	Description
31:20	Reserved	These bits are reserved.
19:0	Data	Composite Digital Audio Left Record Data.

#### AC97 RX Slot 4: PCM Record Right Channel

Read				MMI	MMIO_base + 0x0A0150 / 8051 Address 0x9150										
Power	on Def	fault		0x00	x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved										Data R				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								ata R							

Bit(s)	Name	Description
31:20	Reserved	These bits are reserved.
19:0	Data	Composite Digital Audio Right Record Data.

#### AC97 Control & Status

Power-on Default

\_ 0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Dr F				S R/W	B R	W R	Res	Sta F	itus R	WI R/W	WR R/W	CR R/W	E R/W

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:10	Drop	Data Dropped Count. These bits are read-only.
9	S	Sync Control. 0: Enable SYNC. 1: Force SYNC to be stopped.
8	В	BClk Status. This bit is read-only. 0: Not running. 1: Running.
7	W	Wakeup Request. This bit is read-only. 0: No wakeup requested. 1: Wakeup requested.
6	Res	This bit is reserved.

Bit(s)	Name	Description
5:4	Status	AC97 Status. These bits are read-only. 00: Off. 01: Reset. 10: Waiting for wakeup. 11: Active.
3	WI	Enable Wakeup Interrupt. 0: Disabled. 1: Enabled.
2	WR	Warm Reset Control. 0: No reset. 1: Reset – need to stay active for at least 1 µs.
1	CR	Cold Reset Control. 0: No reset. 1: Reset – need to stay active for at least 1 µs.
0	E	AC97 Control. 0: Disabled. 1: Enabled.


There are two ways to clear the AC97 interrupt:

- 1. The CPU reads this register to clear the AC97 interrupt.
- 2. The 8051 reads bits [15:8] of this register to clear this interrupt.

#### Silicon Motion<sup>®</sup>, Inc. Company Confidential

## *P*<sup>2</sup>S Register Descriptions

Figure 11-4 shows how the 256-byte region in the MMIO space is laid out. It contains the registers to control the  $I^2S$  Controller.



#### Figure 11-4:I<sup>2</sup>S Register Space

## I<sup>2</sup>S TX Data Left

## MMIO\_base + 0x0A0200 / 8051 Address 0x9200

Power-on Default

Read/Write

0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Da R/								

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:0	Data	Data to Transmit to Left Channel.

## I<sup>2</sup>S TX Data Right

Read/V Power-		ault			MMIO_base + 0x0A0204 / 8051 Address 0x9204 0x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Da R/	ata W							

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:0	Data	Data to Transmit to Right Channel.

## I<sup>2</sup>S RX Data Left

MMIO_base + 0x0A0208 / 8051 Address 0x9208
--

Power-on Default

Read/Write

ower-	on Def	ault		0x00	00000	00									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								ata ⁄W							

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:0	Data	Data Received from Left Channel.

## I<sup>2</sup>S RX Data Right

Read/V Power-		ault			MMIO_base + 0x0A020C / 8051 Address 0x920C 0x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Da R/	ata ⁄W							

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:0	Data	Data Received from Right Channel.

## I<sup>2</sup>S Control & Status

Read/Write	MMIO_base + 0x0A0210 / 8051 Address 0x9210

Power-on Default

0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Rese	erved		R R	T R	Reserved							E R/W	Rese	erved

Bit(s)	Name	Description
31:12	Reserved	These bits are reserved.
11	R	Receive Status. This bit is read-only. 0: No error. 1: Buffer overflow.
10	Т	Transmit Status. This bit is read-only. 0: No error. 1: Buffer underflow.
9:3	Reserved	These bits are reserved.
2	E	I <sup>2</sup> S Control. 0: Disabled. 1: Enabled.
1:0	Reserved	These bits are reserved.

There are two ways to clear the  $I^2S$  interrupt:

- 1. The CPU reads this register to clear the  $I^2S$  interrupt.
- 2. The 8051 reads bits [15:8] of this register to clear this interrupt.

## I<sup>2</sup>S Clock Control

Read/W	Vrite			MMI	O_base	+ 0 x 0	A021	4 / 805	1 Addr	ess 0x	9214				
Power-	on Def	fault		0x00	x0000023										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								M R/W	۷ R/	-			C R/W		

Bit(s)	Name	Description
31:8	Reserved	These bits are reserved.
7	M	Mode Select. 0: Slave mode. 1: Master mode.
6:5	W	Word Select. 00: 16-bit serial clock. 01: 24-bit serial clock. 10: 32-bit serial clock.
4:0	C	Clock Divider. BitClock = $16.9344$ MHz ÷ $(2 * (1 + C))$ . SampleRate = BitClock ÷ $(2 *$ WordLength).

## 8051 µ-Controller

## **Functional Description**

#### 8051 μ-Controller Overview

The 8051  $\mu$ -controller is an industrial-standard microcontroller. It is embedded in the SM501 to offload the host CPU from some I/O controlling tasks, such as I<sup>2</sup>S, AC97-link, and USB slave control. The 8051 also can be used to control a 16-bit external bus for interfacing with external devices.

The 8051 has the following memory allocated to it:

- 12kB of memory for use as program and data memory
- 4kB of SRAM to be shared between the 8051 and the host CPU


Two interrupts (A host CPU to 8051 interrupt and an 8051 to host CPU interrupt) help communications between the  $8051 \mu$ -controller and the host CPU.

## **Operational Register Descriptions**

#### About the Programmer's Model

Figure 12-1 shows how this 64kB region in the MMIO space is laid out. It contains the registers that control the  $8051 \mu$ -controller.

#### Figure 12-1: 8051 µ-Controller Register Space



The following sections define each region in more detail.

#### Summary of 8051 µ-Controller Registers

The 8051 µ-controller registers are shown in Table 12-1.

Table 12-1: 8051 µ-Controller Register Summary

External CPU Offset from MMIO_base <sup>1</sup>	Internal 8051 Address	Туре	Width	Reset Value	Register Name
0x0B0000	B0000 $-^2$ R/W 32 0			0x00000000	Reset
0x0B0004	0x9004	R/W	32	0x00000000	Mode Select
0x0B0008	0x9008	R	32	0x00000000	8051 Protocol Interrupt
0x0B000C	0x0B000C 0x900C		32	0x00000000	CPU Protocol Interrupt

1. Refer to Table 1-5 on page 29 for MMIO\_base values depending on the CPU.

2. Not accessible.

#### *8051* µ*-Controller Register Descriptions*

#### Reset

Read/V Power-		fault			D_base		B0000	C							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved										E R/W					

Note: The 8051 cannot access this register.

Bit(s)	Name	Description
31:1	Reserved	These bits are reserved.
0	E	8051 μ-Controller Control. 0: Keep 8051 μ-controller in reset mode. 1: Enable 8051 μ-controller.

Make sure *E* is 0 when downloading code into the 12kB Program/Data SRAM.

#### Mode Select

Read/Write	MMIO_base + 0x0B0004
Read	8051 Address 0x9004
Power-on Default	0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved								US R/ F	W/	M R/W R	I R/W R	T R/W R	C R/W R	S R/ F	W

Bit(s)	Name	Description
31:8	Reserved	These bits are reserved.
7:6	USB	USB Slave Wait State Select. 00: No wait state (1 clock). For the 8051, clk < 24 MHz. 01: 1 wait state (3 clocks). For the 8051, clk is between 24 MHz and 40 MHz. 10: 2 wait states (5 clocks). For the 8051, clk > 40 MHz.
5	М	SRAM Memory Control. 0: Turn on SRAM. 1: Turn off SRAM.
4	1	External Interface Select (see Table 12-2 on page 7) 0: 12-bit address. 1: 8-bit address plus 4 control output (P2[3:0]).
3	Т	AC-Link/I <sup>2</sup> S Test Mode. 0: Normal AC-Link/I2S operation. 1: Test mode.
2	С	Codec Select. 0: AC-Link. 1: I <sup>2</sup> S.
1:0	S	8051 $\mu$ -Controller Speed Select. 00: HIF clock $\div$ 2. 01: HIF clock $\div$ 3. 10: HIF clock $\div$ 4. 11: HIF clock $\div$ 5.

## 8051 Protocol Interrupt

Read Read Power-	on Def	fault		8051	O_base Addres 00000	s 0x90	B0008	3							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								ken R							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							Tol F	ken R							

Bit(s)	Name	Description
31:0	Token	Protocol token send out by 8051 $\mu$ -controller. When the 8051 $\mu$ -controller writes to bits [7:0], an interrupt is generated to the CPU. The interrupt is cleared when the CPU reads the 8051 Protocol Interrupt register.

#### **CPU Protocol Interrupt**


Write	MMIO_base + 0x0B000C
Read	8051 Address 0x900C
Power-on Default	0x00000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Token W															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Token W															

Bit(s)	Name	Description
31:0	Token	Protocol token send out by CPU. When the CPU writes to bits [31:0], an interrupt is generated to the 8051 $\mu$ -controller. The interrupt is cleared when the 8051 reads this register.

## 8051 µ-Controller SRAM Address Space

Figure 12-2 shows how this 64kB region in the MMIO space is laid out. It contains 16kB of SRAM for use by the  $8051 \mu$ -controller.



#### Figure 12-2: 8051 µ-Controller SRAM Address Space

The first 12kB of SRAM contain the program code and data for the 8051  $\mu$ -controller. The host CPU can initialize this memory with the program and data code and can let the 8051  $\mu$ -controller execute the code by waking up the 8051 from Reset mode.

The host CPU can access the first 12kB of SRAM only when the 8051 is in Reset mode.

The 4kB of Dual Port 8051 SRAM acts as a data buffer for communication between the 8051  $\mu$ -controller and the host CPU. Care should be taken to never let the CPU and 8051  $\mu$ -controller access the same memory location at the same time. This can be done by using software protocols and interrupt handshaking:

- 1. The CPU writes some data into any address inside the 4kB region.
- 2. The CPU generates an interrupt to the 8051 and sends address and size as a token to the 8051.
- 3. The 8051 starts working on the data and generates an interrupt back to the CPU when it is finished.
- 4. In the meantime, the CPU can start filling another chunk of data inside the 4kB region and can send the 8051 that address and size when the 8051 interrupts the CPU from step 3.

## 8051-Controlled External Bus Interface

GPIO[15:0] can be programmed as an 8051 external bus interface through GPIO [31:10] and Control Register (0008). All 8051 access to address 0X8000 to 0X8FFF will generate bus cycles on GPIO [15:0], if GPIO [15:0] is programmed as an 8051 external bus.

In 12-bit address mode, the address lines can either be send directly out from the 8051  $\mu$ -controller, or they can be latched by the ALE# signal. This way the 8051  $\mu$ -controller can be very flexible in protocol programming. For example, it could be a very simple protocol or a more complicated MOST protocol.

In 8-bit address mode, the GPIO[15:12] pins are connected to the 8051 µ-controller P2[3:0] outputs.

Table 12-2 shows the pin assignment for both 8-bit and 12-bit address mode interfaces.

 Table 12-2: GPIO[15:0] in 16-bit and 12-bit Modes

Mode	GPIO[15:12] <sup>1</sup>	GPIO[11]	GPIO[10]	GPIO9	GPIO8	GPIO[7:0]
8-bit Address Mode	P2[3:0] output	Ext_wait	ALE	WRn	RDn	AD[7:0]
12-bit Address Mode	Addr[11:8]	Ext_wait	ALE	WRn	RDn	AD[7:0]

1. GPIO[15:12] is either a latched or unlatched version of Addr[11:8]/P2[3:0], controlled by Miscellaneous Control Register, bit 26 (see "Miscellaneous Control" on page 2-7).

Bit 4 in the Mode Select register (0x0B0004) selects between 8-bit and 12-bit address modes.

GPIO bits 48:53 are tied to the 8051  $\mu$ -controller port P1 input bits 0:5, and can be used as either standard GPIO inputs (the 8051  $\mu$ -controller ignores them), interrupts for external devices, or 8051  $\mu$ -controller input pins. Bit 54 of GPIO is tied to the 8051  $\mu$ -controller INT0# line.


#### Example of Implementation of MOST for Automotive Usage

The 8051  $\mu$ -controller and 8-bit parallel interface of the SM501 can be used to interface with an external MOST controller chip. The 8051  $\mu$ -controller will be programmed with firmware that can interface to an external MOST controller using either Asynchronous mode or Combined-Parallel mode.

The example shown in Figure 12-3 uses the Oasis MOST controller.

The 8051 µ-controller parallel interface is programmed in 12-bit address mode, with latching turned on. The WR# and RD# signals are directly connected to the MOST controller. The latched address bits A9:8 are connected to the MOST controller 2-bit address bus. The data bits AD7:0 are connected to the MOST controller 8-bit data bus. The MOST controller control and interrupt lines are connected to the SM501's GPIO pins.

#### Figure 12-3: 8051 µ-Controller to MOST Controller Connections




# **13 DMA Controller (DMAC)**

# **Functional Description**

# DMA Controller Overview

In the SM501, the Display Controller, Command Interpreter, Draw Engine, and DMA can access system memory through the on-chip system memory controller (see Figure 13-1).

## Figure 13-1: SM501 Functional Block Connections to Memory Controllers




Two DMA channels, DMA0 and DMA1, within the SM501 handle memory data transfers, thus offloading the CPU. One DMA channel moves data between external/internal SDRAM and the 8051's SRAM; the other DMA channel moves data between internal and external memory.

- DMA0—Moves data between local or system memory and the internal 8051's SRAM (see Figure 13-2) There are four ways to move data in DMA0:
  - System memory to 8051 SRAM
  - 8051 SRAM to system memory
  - Local memory to 8051 SRAM
  - 8051 SRAM to local memory

SM501 MSOC<sup>™</sup> Databook


Preliminarv

# Figure 13-2: DMA Channel 0




- DMA1—Moves data between system memory and local memory (see Figure 13-3) There are four ways to transfer data in DMA1:
  - System memory to system memory
  - System memory to local memory
  - Local memory to system memory
  - Local memory to local memory

## Figure 13-3: DMA Channel 1



# **Operational Register Descriptions**

Figure 13-4 shows how this 64kB region in the MMIO space is laid out. It controls the DMA registers.





# Summary of DMA Controller Registers

Table 13-1 shows the DMA Controller registers.

Table	13-1:	DMA	Controller	Register	Summary
-------	-------	-----	------------	----------	---------

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value	Register Name				
0x0D0000	R/W	32	0x00000000	DMA 0 SDRAM Address				
0x0D0004	R/W	32	0x00000000	DMA 0 SRAM Address				
0x0D0008	R/W	32	0x00000000	DMA 0 Size & Control				
0x0D0010	R/W	32	0x00000000	DMA 1 Source Address				
0x0D0014	R/W	32	0x00000000	DMA 1 Destination Address				
0x0D0018	R/W	32	0x00000000	DMA 1 Size & Control				
0x0D0020	R/W	32	0x00000000	DMA Abort & Interrupt				

1. Refer to Table 1-5 on page 29 for MMIO\_base values depending on the CPU.

# DMA Controller Register Descriptions

# **DMA 0 SDRAM Address**

Read/V Power-		ault			MMIO_base + 0x0D0000 0x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		Ext R/W	CS R/W	Memory Address R/W									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Memory Address R/W									0	0				

Bit(s)	Name Description					
31:28	Reserved	These bits are reserved.				
27	Ext	Memory Selection. 0: Local memory. 1: External memory.				
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.				
25:2	Memory Address	Memory address with 32-bit alignment.				
1:0	00	These bits are hardwired to zeros.				

# **DMA 0 SRAM Address**

Read/Write

 $MMIO\_base + 0 \texttt{x} \texttt{0} \texttt{D} \texttt{0} \texttt{0} \texttt{0} \texttt{4}$ 

Power-on Default 0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Memory Address R/W									0	0				

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.

Bit(s)	it(s) Name Description						
15:2	15:2 Memory Address Memory address with 32-bit alignment.						
1:0	1:0     00     These bits are hardwired to zeros.						

# DMA 0 Size & Control

Read/V	Vrite			MMI	$MMIO\_base + 0x0D0008$										
Power-	on Def	ault		0x00	<000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Act R/W	Dir R/W				Reserved										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Size R/W										0	0			

Bit(s)	Name	Description								
31	Act	DMA Channel 0 Activation. The <i>Act</i> bit will be cleared to "0" by the hardware when the DMA is finished. 0: Idle. 1: Activate DMA channel 0.								
30	Dir	Direction of DMA. 0: Read from SDRAM and write to 8051 SRAM. 1: Read from 8051 SRAM and write to SDRAM.								
29:16	Reserved	These bits are reserved.								
15:2	Size	Number of 32-bit aligned bytes to transfer.								
1:0	00	These bits are hardwired to zeros.								

# **DMA 1 Source Address**

 $MMIO\_base + 0x0D0010$ 

ower-	on Def	ault		0x00	00000	00									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved         Ext         CS         Memory Address           R/W         R/W         R/W         R/W															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Memory Address R/W									0	0				

Bit(s)	Name	Description				
31:28	Reserved	These bits are reserved.				
27	Ext Memory Selection. 0: Local memory. 1: External memory.					
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.				
25:2	Memory Address	Memory address with 32-bit alignment.				
1:0	00	These bits are hardwired to zeros.				

# **DMA 1 Destination Address**

Read/Write

 $MMIO\_base + 0x0D0014$ 

0x0000000 Power-on Default

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		Ext R/W	CS R/W		Memory Address R/W								
15	14	13	12	11	10	9 8 7 6 5 4 3 2 1 0							0		
	Memory Address R/W									0	0				

Bit(s)	Name	Description
31:28	Reserved	These bits are reserved.
27	Ext	Memory Selection. 0: Local memory. 1: External memory.

Bit(s)	Name	Description
26	CS	Chip Select for External Memory. 0: CS0 of external memory. 1: CS1 of external memory.
25:2	Memory Address	Memory address with 32-bit alignment.
1:0	00	These bits are hardwired to zeros.

# DMA 1 Size & Control

Read/Write

MMIO\_base + 0x0D0018

0x0000000

Power-on Default

#### Size R/W Act Reserved R/W Size R/W

Bit(s)	Name	Description
31	Act	DMA Channel 1 Activation. The <i>Act</i> bit will be cleared to "0" by the hardware when the DMA is finished. 0: Idle. 1: Activate DMA channel 1.
30:24	Reserved	These bits are reserved.
23:2	Size	Number of 32-bit aligned bytes to transfer (up to 16MB).
1:0	00	These bits are hardwired to zeros.

# DMA Abort & Interrupt

Read/V	Vrite			MMI	$MMIO\_base + 0x0D0020$										
Power	on Def	fault		0x00	00000	00									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				Rese	erved						ort <sub>1:0</sub> /W	Rese	erved	Int R/	t <sub>1:0</sub> /W

Bit(s)	Name	Description
31:6	Reserved	These bits are reserved.
5:4	Abort <sub>1:0</sub>	Enable or Abort DMA Channel. Aborting will reset the corresponding DMA controller. For normal operation, the <i>Abort</i> bits should be set to "0". 0: Enable corresponding DMA channel. 1: Abort corresponding DMA channel.
3:2	Reserved	These bits are reserved.
1:0	Int <sub>1:0</sub>	Interrupt Status Bit. The <i>Int</i> bit should be cleared to "0" by software when the interrupt has been serviced. Writing a "1" has no effect. 0: DMA is not active or still busy – no interrupt. 1: DMA is finished – interrupt.

14

# UART

# **Functional Description**

## **UART Overview**

UART0 and UART 1 perform:

- Serial-to-parallel conversion on data received from a peripheral device
- Parallel-to-serial conversion on data transmitted to the peripheral device

The CPU reads and writes data and control/status information through the CPU interface. The transmit and receive paths are buffered with internal FIFO memories enabling up to 64 bytes to be stored independently in both transmit and receive modes.

#### The UARTs:

- Include a programmable baud rate generator that generates a common transmit and receive internal clock from the UART internal reference clock input, **UARTCLK**
- Offer similar functionality to the industry-standard 16C550 UART device
- Support baud rates of up to 460.8Kbits/s, subject to UARTCLK reference clock frequency

The UART operation and baud rate values are controlled by the Line Control register and the Baud Rate Divisor registers.

The UARTs can generate:

- Individually maskable interrupts from the receive (including timeout), transmit, modem status and error conditions
- A single combined interrupt so that the output is asserted if any of the individual interrupts are asserted and unmasked

If a framing, parity, or break error occurs during reception, the appropriate error bit is set, and is stored in the FIFO. If an overrun condition occurs, the overrun register bit is set immediately and FIFO data is prevented from being overwritten.

The input modem status signal, Clear To Send (nCTS), and output modem control line, Request To Send (nRTS), are supported.

There is a programmable hardware flow control feature that uses the nCTS input and the nRTS output to automatically control the serial data flow.

## **UART0/UART1 Functional Description**

#### Modem Signals

The Request To Send (nRTS) output is controlled through the Modem Control register. Read the Modem Status register to get the status of the Clear To Send (nCTS) input. The UART can be programmed to generate an interrupt any time nCTS is asserted. The nDSR, nRI, and nDCD modem signals are tied to a logic 1.

## Data Reception

Data is clocked into the RX Shift register according to the divided-by-16 Receive clock. The Baud Rate Generator creates this clock. When 32 bits have been clocked into the Receiver, they are sent to either the RX Buffer register or the RX FIFO (if enabled) for reading by the CPU. Bit 0 of this register contains the first bit of data to be received. The Receiver also checks for the stop and parity bits within this data, as specified by the Line Control register.

Each UART can be programmed to generate several receive interrupts, such as:

- an RX Data Received interrupt when the data is transferred to the RX Buffer register or when the RX Trigger Level is reached (if FIFOs are enabled)
- incorrect parity
- RX FIFO character timeout
- missing stop bits (frame errors)
- line status errors

When the RX FIFO is enabled through the FIFO Control register, the RX FIFO can receive up to 64 bytes of data. IRQ is asserted when the RX FIFO contains one byte of data, is a quarter full, is half full, or has only two bytes empty.

#### Data Transmission

Data transmission begins when the transmit data is written to the TX Holding register or the TX FIFO (if enabled). The transmit data is subsequently sent to the TX Shift register with the addition of any applicable start, stop, or parity bits as determined by the Line Control register. The transmit bits are then shifted out of the TX Shift register in the following order:

- 1. Start bit
- 2. Data bits (least-significant bit first)
- 3. Parity bit
- 4. Stop bit

These bits are clocked according to the Baud Rate Generator clock, which is divided by 16.

Each UART can be programmed to generate a TX Holding Register Empty interrupt when the TX Holding register or the TX FIFO (if enabled) becomes empty.

When the TX FIFO is enabled through the FIFO Control register, the TX FIFO can store up to 64 bytes of data. Transmission proceeds until the TX FIFO is empty. The IRQ signal determines whether or not the FIFO can accept more data.

#### Hardware Flow Control

Each UART supports separate hardware transmission and reception flow control. The Enhanced Feature register handles the enabling of both functions. When hardware flow control is enabled, the nCTS and nRTS signals control the transmission and reception of data, respectively.

When hardware transmission flow control is enabled, the UART disables transmission of characters when the nCTS signal is sampled when it is inactive (logic 1). All character transmissions that are currently in progress will complete. Further data transmission will resume when nCTS is sampled active (logic 0).

When hardware reception flow control is enabled, the UART drives nRTS to its inactive state (logic 1) when the RX FIFO exceeds its trigger level. nRTS is driven active when the RX FIFO falls below its trigger level.

**Note:** Hardware reception flow control is enabled only when the RTS bit in the Modem Control register is set. The RTS bit can be used independent of this feature for flow control.

#### Software Flow Control

When software flow control is enabled, it controls data transmission and reception by the transfer of defined XON and XOFF characters. Each XON/XOFF character can be associated with up to two bytes; these can be chosen to represent either a single or a double character. The UART contains four XON/XOFF registers: XON 1, XON 2, XOFF 1, and XOFF 2. The Enhanced Features register determines which XON/XOFF registers are to be used. On reset, the characters in the XON/XOFF registers are defined by configuration constants. The default is all zeros for compatibility with existing driver software.

In software flow control, received data characters are compared with the XOFF character. Upon a match, the transmission channel is disabled when the current character finishes transmission. If the XOFF interrupt is enabled through the Interrupt Enable register, an interrupt is generated at this point. The transmission channel is re-enabled when an XON character is received.

**Note:** If a single character XON/OFF is selected, then received XON/XOFF characters are not placed in the RX FIFO. When a parity or framing error occurs during reception of an XON/XOFF character, the received character is treated as normal data, not as an XON/XOFF character.

When the XOFF character is received, the XOFF status bit in the Modem Control register is set (if software flow control is enabled). This read-only bit subsequently is cleared when an XON character is received. The XOFF status bit also is cleared upon a reset. Writing to this bit has no effect.

In software flow control, the XOFF character is sent when the RX FIFO exceeds its threshold level. When the RX FIFO falls below its threshold level, the XON character is sent, thus re-enabling transmission from the other end of the link.

Four bits in the Enhanced Features register determine the operation for software flow control as indicated in Table 14-1.

Enhanced Features Bits [3:0]	Software Flow Control Option
XX00	No RX flow control.
XX01	Receive XON2/XOFF2 as flow control bytes.
XX10	Receive XON1/XOFF1 as flow control bytes.
XX11	Receive XON1+XON2 and XOFF1+XOFF2 as flow control words.
00XX	No TX flow control.
01XX	Transmit XON2/XOFF2 as flow control bytes.
10XX	Transmit XON1/XOFF1 as flow control bytes.
11XX	Transmit XON1+XON2 and XOFF1+XOFF2 as flow control words.

## Table 14-1: Software Flow Control Configuration Bits

## UART Timings

#### Transmit Engine

The Transmit Engine begins operation two to three baud clocks from the time that the TX Holding register or the TX FIFO is written. The SOUT signal is driven low seven to eight baud clocks later.

## FIFO Reset Timing

When bits 3:0 of the FIFO Control register are being used to clear the FIFOs, note the following with regards to some of these bits:

- Bit 0, FIFOE, enables/disables the FIFOs. When there is a master reset, both FIFOs are reset and remain in the reset state unless FIFOE is set to 1.
- Bit 1, CLRR, clears the RX FIFO. When this bit is set, the RX FIFO is cleared after at least one clock, as is this self-clearing bit.
- Bit 2, CLRT, clears the TX FIFO. When this bit is set, the TX FIFO is cleared after at least one clock, as is this self-clearing bit.

#### TX Holding Register Empty Interrupt Timing

A TX Holding Register Empty interrupt is generated 17 to 18 clocks after data is written to the TX Holding Register, assuming that the Transmit Engine was idle when the data was written. If the TX Holding register is empty and the TX Holding Register Empty interrupt is enabled, an interrupt is generated immediately.

#### **Baud Rate Generator Timing**

The output of the Baud Rate Generator differs from the 16550 operation as follows. A division by 1 produces a logic 1 signal.

#### IrDA Modulation/Demodulation

Each SM501 UART provides basic IrDA 1.0 SIR modulation and demodulation. The UARTs use the x16 transmit and receive clocks to generate 3/16 width pulses.

# **Operational Register Descriptions**

# Summary of UART and IrDA Registers

Table 14-2 shows the UART0/IrDA0 registers. Table 14-3 shows the UART1/IrDA1 registers.

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value	Line Control Register Setting	Register Name
Normal Mode	(DLAB = 0)				
0x030000	R	8	0x00	0b0XXXXXXX	RX Buffer
0x030000	W	8	0x00	0b0XXXXXXX	TX Holding
0x030004	R/W	8	0x00	0b0XXXXXXX	Interrupt Enable
0x030008	R	8	0x01	Not 0xBF	Interrupt Identification
0x030008	W	8	0x00	Not 0xBF	FIFO Control
0x03000C	R/W	8	0x00	_	Line Control
0x030010	R/W	8	0x00	Not 0xBF	Modem Control
0x030014	R	8	0x60	Not 0xBF	Line Status
0x030018	R	8	0x00	Not 0xBF	Modem Status
0x03001C	R/W	8	_	Not 0xBF	Scratch
Baud Rate Ge	nerator Divisor	Registers (DL	AB = 1)		
0x030000	R/W	8	0x01	0b1XXXXXXX	Divisor Latch (DLL)
0x030004	R/W	8	0x00	0b1XXXXXXX	Divisor Latch (DLM)
Enhanced UAI	RT Registers (L	ine Control Re	gister = 0xBF)		
0x030008	R/W	8	0x00	0xBF	Enhanced Feature
0x030010	R/W	8	0x00	0xBF	XON1 Character
0x030014	R/W	8	0x00	0xBF	XON2 Character
0x030018	R/W	8	0x00	0xBF	XOFF1 Character
0x03001C	R/W	8	0x00	0xBF	XOFF2 Character

# Table 14-2: UART0 and IrDA0 Register Summary

1. Refer to Table 1-5 on page 1-29 for MMIO\_base values depending on the CPU.

Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value	Line Control Register Setting	Register Name
Normal Mode	(DLAB = 0)				
0x030020	R	8	0x00	0b0XXXXXXX	RX Buffer
0x030020	W	8	0x00	0b0XXXXXXX	TX Holding
0x030024	R/W	8	0x00	0b0XXXXXXX	Interrupt Enable
0x030028	R	8	0x01	Not 0xBF	Interrupt Identification
0x030028	W	8	0x00	Not 0xBF	FIFO Control
0x03002C	R/W	8	0x00	_	Line Control
0x030030	R/W	8	0x00	Not 0xBF	Modem Control
0x030034	R	8	0x60	Not 0xBF	Line Status
0x030038	R	8	0x00	Not 0xBF	Modem Status
0x03003C	R/W	8	_	Not 0xBF	Scratch
Baud Rate Ge	enerator Divisor	Registers (DL/	AB = 1)		
0x030020	R/W	8	0x01	0b1XXXXXXX	Divisor Latch (DLL)
0x030024	R/W	8	0x00	0b1XXXXXXX	Divisor Latch (DLM)
Enhanced UA	RT Registers (L	ine Control Re	gister = 0xBF)		
0x030028	R/W	8	0x00	0xBF	Enhanced Feature
0x030030	R/W	8	0x00	0xBF	XON1 Character
0x030034	R/W	8	0x00	0xBF	XON2 Character
0x030038	R/W	8	0x00	0xBF	XOFF1 Character
0x03003C	R/W	8	0x00	0xBF	XOFF2 Character


# Table 14-3: UART1 and IrDA1 Register Summary

1. Refer to Table 1-5 on page 1-29 for MMIO\_base values depending on the CPU.

#### Silicon Motion<sup>®</sup>, Inc. Company Confidential

# **Register Descriptions**


Figure 14-1 shows how the 64kB region in the MMIO space is laid out. It controls the UART0/1 and IrDA0/1 registers.




# Figure 14-1: UART and IrDA Register Space

## Normal Mode Registers (DLAB = 0)

The UART / IrDA is working in "normal mode" when DLAB (bit [7] of the Line Control register) is "0". The UART / IrDA address space supports eight registers as defined in Figure 14-2.





# **RX Buffer**

Read Power-on De	fault	MMIO_base 0x00	e + 0x03000	0 / MMIO_1	base + $0 \times 030$	020				
7	6	5	5 4 3 2 1 0							
	Data R									

Bit(s)	Name	Description
7:0	Data	Data received from RX Shift register or RX FIFO.

# **TX Holding**

Write     MMIO_base + 0x030000 / MMIO_base + 0x030020       Power-on Default     0x00									
7	6	5 4 3 2 1 0							
	Data W								

Bit(s)	Name	Description	
7:0	Data	Data to be sent to TX Shift register or TX FIFO.	

# Interrupt Enable

Read/Write Power-on Default		$MMIO\_base + 0x030004 / MMIO\_base + 0x030024$ $0x00$						
7	6	5	4	3	2	1	0	
CTSI R/W	RTSI R/W	XOFFI R/W	Reserved	EDSSI R/W	ELSI R/W	ETBEI R/W	ERBFI R/W	

Bit(s)	Name	Description
7	CTSI	CTS Interrupt. An interrupt is generated when a rising edge is detected on the CTS modem control line. The CTS interrupt will only be generated if hardware flow control is enabled (Enhanced Mode). 0: Disable CTS interrupt. 1: Enable CTS interrupt.
6	RTSI	<ul> <li>RTS Interrupt. An interrupt is generated when a rising edge is detected on the RTS modem control line. The RTS interrupt will only be generated if hardware flow control is enabled (Enhanced Mode).</li> <li>0: Disable RTS interrupt.</li> <li>1: Enable RTS interrupt.</li> </ul>
5	XOFFI	<ul> <li>XOFF Interrupt. An interrupt is generated when a XOFF character is received. The XOFF interrupt will only be generated if software flow control is enabled (Enhanced Mode).</li> <li>0: Disable XOFF interrupt.</li> <li>1: Enable XOFF interrupt.</li> </ul>
4	Reserved	This bit is reserved.
3	EDDSI	Enable Modem Status Interrupt. An interrupt is generated if any of the DDCD, TERI, DDSR, or DCTS (bits [3:0] of the Modem Status register) becomes set. 0: Disable Modem Status interrupt. 1: Enable Modem Status interrupt.
2	ELSI	<ul> <li>Enable RX Line Status Interrupt. An interrupt is generated if any of the <i>BI</i>, <i>FE</i>, <i>PE</i>, or <i>OE</i> (bits [4:1] of the Line Status register) becomes set.</li> <li>0: Disable RX Line Status interrupt.</li> <li>1: Enable RX Line Status interrupt.</li> </ul>

Bit(s)	Name	Description
1	ETBEI	Enable TX Holding Empty Interrupt. An interrupt will be generated when THRE (bit [5] of the Line Status register) becomes set. 0: Disable TX Holding Empty interrupt. 1: Enable TX Holding Empty interrupt.
0	ERBFI	Enable RX Buffer Interrupt. An interrupt is generated when DR (bit [0] of the Line Status register) becomes set. If the FIFOs are enabled, setting this bit also enables the RX FIFO Character Timeout Interrupt. 0: Disable RX Buffer Full interrupt. 1: Enable RX Buffer Full interrupt.

# **Interrupt Identification**

R

R

Read

Power-on Default

ver-on Default		0x01					
7	6	5	4	3	2	1	0
FIF	OE	ID4	ID3	ID2	ID1	ID0	NINT

 $MMIO\_base + 0 \texttt{x} 0 \texttt{3} 0 \texttt{0} \texttt{08} \ / \ MMIO\_base + 0 \texttt{x} \texttt{0} \texttt{3} \texttt{0} \texttt{0} \texttt{28}$ 

R

R

R

R

Bit(s)	Name	Description
7:6	FIFOE	FIFO Enable. 00: FIFOs not enabled. 11: FIFOs enabled.
5:1	ID4 through ID0	Interrupt IDs. ID4 and ID3 are part of Enhanced Mode (that is, bit 4 in the Enhanced Features register is set).
0	NINT	No Interrupt Pending. 0: Interrupt pending. 1: No interrupt pending.

The following table gives the interrupt ID codes associated with the possible interrupts:

R

ID	Priority	Interrupt Source	Cleared by:
00011	1 (highest)	RX Line Status. BI, FE, PE, or OE bit set in Line Status register.	Reading the Line Status register.
00010	2	RX Data Received. RX data received or TX Trigger Level reached.	Reading the RX Buffer register or the RX FIFO (if enabled).
00110	2	RX FIFO Character Timeout. Timeout on character in RX FIFO.	Reading the RX FIFO.
00001	3	TX Holding Register Empty. TX Holding register empty or TX FIFO empty.	Writing to the TX Holding register or TX FIFO (if enabled) or reading Interrupt Identification register if event was priority 3 interrupt.
00000	4	Modem Status Change. DDCD, TERI, DDSR, or DCTS bit set in Modem Status register.	Reading the Modem Status register.
01000	5	Software Flow Control. XOFF character received.	Reading Interrupt Identification register if event was priority 5 interrupt.
10000	6 (lowest)	Hardware Flow Control. CTS or RTS rising edge.	Reading Interrupt Identification register if event was priority 6 interrupt.

# **FIFO Control**

Write	MMIO_base + 0x030008 / MMIO_base + 0x030028
Power-on Default	0x00

7 6	5		4	3	2	1	0
RFTL W		TFTL W		DMA1 W	CLRT W	CLRR W	FIFOE W

Bit(s)	Name	Description
7:6	RFTL	RX FIFO Trigger Level. 00: 1. 01: 16. 10: 32. 11: 62.
5:4	TFTL	TX FIFO Trigger Level. Enhanced Mode. 00: 1. 01: 16. 10: 32. 11: 62.
3	DMA1	DMA Mode 1. This bit is reserved.
2	CLRT	Clear TX FIFO. The <i>CLRT</i> bit is self clearing. 0: No action. 1: Empty TX FIFO.
1	CLRR	Clear RX FIFO. The <i>CLRR</i> bit is self clearing. 0: No action. 1: Empty RX FIFO.
0	FIFOE	FIFO Enabled. 0: Disable FIFOs. 1: Enable FIFOs.

# Line Control

Read/Write

 $MMIO\_base + 0 \texttt{x}03000C \ / \ MMIO\_base + 0 \texttt{x}03002C$ 

Power-on Default

 $0 \times 00$ 

7	6	5	4	3	2	1	0
DLAB	SB	SP	EPS	PEN	STB		LS
R/W	R/W	R/W	R/W	R/W	R/W		/W

Bit(s)	Name	Description
7	DLAB	Divisor Latch Access Bit (DLAB). 0: Select "Normal Mode" registers. 1: Select "Configuration Mode" registers.
6	SB	Set Break. 0: This has no effect on SOUT. 1: The SOUT signal is forced into the "0" state.
5	SP	<ul> <li>Stick Parity.</li> <li>0: Disables stick parity.</li> <li>1: Parity bit is forced into a defined state. If the EPS bit is 1 and the PEN bit is 1, then the parity bit is 0. If the EPS bit is 0 and the PEN bit is 1, then the parity bit is 1.</li> </ul>
4	EPS	Even Parity Select. 0: When EPS = 0 and PEN =1, an odd number of ones is sent and checked. 1: When EPS = 1 and PEN =1, an even number of ones is sent and checked.
3	PEN	Parity Enable. 0: No parity. 1: Enable parity. The EPS and SP bits define even, odd, or stick parity.
2	STB	Number of Stop Bits. 0: One stop bit. 1: Two stop bits. In 5-bit words, 1½ stop bits.
1:0	WLS	Word Length Select. 00: 5 bit. 01: 6 bit. 10: 7 bit. 11: 8 bit.

# **Modem Control**

Read/Write	

 $MMIO\_base + 0 \texttt{x} \texttt{0} \texttt{3} \texttt{0} \texttt{0} \texttt{1} \texttt{0} \ / \ MMIO\_base + 0 \texttt{x} \texttt{0} \texttt{3} \texttt{0} \texttt{0} \texttt{3} \texttt{0}$ 

Power-on Default

 $0 \times 00$ 

7	6	5	4	3	2	1	0
XOFF Status	IR Enable	Reserved	Loop	OUT2	OUT1	RTS	DTR
R	R/W		R/W	R/W	R/W	R/W	R/W

Bit(s)	Name	Description
7	XOFF Status	This bit is read-only. Enhanced Mode. 0: Normal flow or XON character received. 1: XOFF character received.
6	IR Enable	IrDA Modulation/Demodulatoin Enable. Enhanced Mode. 0: Disable IrDA. 1: Enable IrDA.
5	Reserved	This bit is reserved.
4	Loop	Loopback Mode. 0: Disabled. 1: Enabled. The following conditions are implemented: i. SOUT is forced to "1". ii. The RX Shift register input is connected to the TX Shift register output. iii. RTS is connected to nCTS, nDTR to nDSR, OUT1 to nRI, and OUT2 to nDCD.
3	OUT2	OUT2 Signal. This bit is reserved.
2	OUT1	OUT1 Signal. This bit is reserved.
1	RTS	Request To Send Signal. 0: The nRTS signal is forced into the "1" state. 1: The nRTS signal is forced into the "0" state.
0	DTR	Data Terminal Ready Signal. This bit is reserved.

# Line Status

Read

 $MMIO\_base + 0x030014 / MMIO\_base + 0x030034$ 

Power-on Default

0x60

7	6	5	4	3	2	1	0
FIFOERR	TEMT	THRE	BI	FE	PE	OE	DR
R	R	R	R	R	R	R	R

Bit(s)	Name	Description
7	FIFOERR	RX Data Error in FIFO. When FIFOs are disabled, this bit is always "0". When FIFOs are enabled, this bit is set to "1" when there is at least one PE, FE, or BI in the RX FIFO. It is cleared by a read from the Line Status register provided there are no subsequent errors in the FIFO.
6	TEMT	Transmitter Empty. If the FIFOs are disabled, the bit is set to "1" whenever the TX Holding register and the TX Shift register are empty. If the FIFOs are enabled, this bit is set whenever the TX FIFO and the TX Shift register are empty. In both cases, this bit is cleared when a byte is written to the TX data channel.
5	THRE	TX Holding Register Empty. If the FIFOs are disabled, this bit is set to "1" whenever the TX Holding register is empty and ready to accept new data and it is cleared when the CPU writes to the TX Holding register. If the FIFOs are enabled, this bit is set to "1" whenever the contents of the TX FIFO are reduced to its Trigger Level and it is cleared when at least one byte is written to the TX FIFO.
4	BI	<ul> <li>Break Interrupt. RX data hold in "0" state for more than one character transmission time.</li> <li>0: No break received.</li> <li>1: Break received in RX Buffer register or current RX FIFO location.</li> </ul>
3	FE	Framing Error. No valid stop bit. 0: No framing error received. 1: Framing error received in RX Buffer register or current RX FIFO location.
2	PE	Parity Error. 0: No parity error received. 1: Parity error received in RX Buffer register or current RX FIFO location.
1	OE	Overrun Error. If the FIFOs are disabled, this bit is set to "1" if the RX Buffer was not read by the CPU before new data from the RX Shift register overwrote the previous contents. It is cleared when the CPU reads the Line Status register. If the FIFOs are enabled, an overrun error occurs when the RX FIFO is full and the RX Shift register becomes full. This bit is set to "1" as soon as this happens. The character in the RX Shift register is then overwritten, but is not transferred to the FIFO.
0	DR	Data Ready. This bit is set by the RX Buffer becoming full or by a byte being transferred into the FIFO. It is cleared by the CPU reading the RX Buffer or by reading all of the FIFO bytes. This bit is also cleared whenever the FIFO enable bit is changed.

## **Modem Status**

Read Power-on Det	fault	MMIO_base 0x00	+ 0x030018	B / MMIO_	base + $0 \times 0 30$	038	
7	6	5	4	3	2	1	0
Reserved		CTS R	Reserved			DCTS R/W	

#### **Note:** Reading the Modern Status Register clears bits [3:0].

\_

Bit(s)	Name	Description
7:5	Reserved	These bits are reserved.
4	СТЅ	Clear To Send. 0: nCTS signal is in "1" state. 1: nCTS signal is in "0" state.
3:1	Reserved	These bits are reserved.
0	DCTS	Delta Clear To Send. Writing a "1" to bits [3:0] will trigger a Modem Status Interrupt. Writing a "0" will clear the Modem Status Interrupt. 0: No change detected in CTS signal. 1: Change detected in CTS signal since this register was last read.

# Scratch

Read/Write

MMIO\_base + 0x03001C / MMIO\_base + 0x03003C

Power-on Default


7	6	5	4	3	2	1	0
			Scra	atch			

Bit(s)	Name	Description
7:0	Scratch	Scratch data that can be used by the user.

## Configuration Mode Registers (DLAB = 1)

The UART / IrDA is working in "configuration mode" when DLAB (bit [7] of the Line Control register) is "1". The Divisor Latch registers are available as defined in Figure 14-3.





The incoming clock is divided by the value in the Divisor Latch registers (1 - 65535) to generate the Baud Rate Generator output signal (BAUD). These registers are accessible only when the DLAB bit in the Line Control register is set.

Note: Division by 1 generates a constant-high BAUD signal.

Table 14-4 shows the required divisor to generate a given baud rate with an 8 MHz input clock. The generated clock enable is 16x the required baud rate. Use the following equation to calculate clock frequencies ( $f_{clock}$ ) not listed here:

Divisor value =  $f_{clock} / (16 \text{ X desired baud rate})$ 

Desired Baud Rate	8 MHz Divisor	Desired Baud Rate	8 MHz Divisor	
50	10000	2400	208	
75	6667	3600	139	
110	) 4545 4800		104	
134.5	3717	7200	69	
150	3333	9600	52	
300	1667 19200		26	
600	833	38400	13	
1200	417	56000	9	
1800	277	128000	4	
2000	250	256000	2	

 Table 14-4: Baud Rate Divisor

# **Divisor Latch (DLL)**

Read/Write Power-on Def	fault	MMIO_base + 0x030000 / MMIO_base + 0x030020 0x01						
7	6	5 4 3 2 1 0						
Baud Rate Generator [7:0]								


# Divisor Latch (DLM)

Read/WriteMMIO_base + 0x030004 / MMIO_base + 0x030024Power-on Default0x00					0024			
7	6	5	4	3	2	1	0	
Baud Rate Generator [15:8]								

### **Enhanced Register Set**

The Enhanced Features, XONn, and XOFFn registers are only available when the value of the Line Control register is  $0 \times BF$ .





# **Enhanced Features**

Read/Write		$MMIO\_base + 0x030008 / MMIO\_base + 0x030028$						
Power-on Default		0x00						
	7	6	5	4	3	2	1	

AutoCTS	AutoRTS	0	EnableE	SWFlow	Cont[3:0]	

Bit(s)	Bit(s) Name Description	
7	AutoCTS Setting this bit enables hardware transmission flow control.	
6	AutoRTS	Setting this bit enables hardware reception flow control.
5	0	This bit always reads as 0.

0

Bit(s)	Name	Description
4	EnableE	Enable Enhancements. Setting this bit enables the enhanced register set.
3:0	SWFlowCont[3:0]	Software Flow Control Bits. These are the software flow control bits. Refer to Table 14-1 on page 14-3 for their encoding.

# XON1

Read/Write Power-on Default		MMIO_base + 0x030010 / MMIO_base + 0x030030 0x00						
7	6	5	4	3	2	1	0	
	XON1[7:0]							

Bit(s)	Name	Description
7:0	XON1	This register contains the XON1 character used in software flow control.

# XON2

Read/Write Power-on Default		MMIO_base + 0x030014 / MMIO_base + 0x030034 0x00						
7	6	5	4	3	2	1	0	
	XON2[7:0]							

Bit(s)	Name	Description
7:0	XON2	This register contains the XON2 character used in software flow control.

# XOFF1

Read/Write Power-on Default		MMIO_base + 0x030018 / MMIO_base + 0x030038 0x00						
7	6	5	4	3	2	1	0	
	XOFF1[7:0]							

Bit(s)	Name	Description
7:0	XOFF1	This register contains the XOFF1 character used in software flow control.

# XOFF2

Read/Write Power-on Default		MMIO_base + 0x03001C / MMIO_base + 0x03003C 0x00						
7	6	5	4	3	2	1	0	
	XOFF2[7:0]							

Bit(s)	Name	Description
7:0	XOFF2	This register contains the XOFF2 character used in software flow control.

# **Synchronous Serial Port**

# **Functional Description**

## SSP Overview

The Synchronous Serial Port (SSP) consists of two SPI-like interfaces that support devices such as CAN controllers. Its main functional blocks are described in the following subsections.

#### **Register Block**

The register block stores data written or to be read across the SM501 interface.

#### **Clock Prescaler**

When configured as a master, an internal prescaler, comprising two free-running reloadable serially linked counters, is used to provide the serial output clock SCLKOUT.

You can program the clock prescaler, through the Clock Prescale register, to divide SSPCLK by a factor of 2 to 254 in steps of two. By not using the least significant bit of the Clock Prescale register, division by an odd number is not possible, thus ensuring generation of a symmetrical (equal mark space ratio) clock.

The output of the prescaler is further divided by a factor of 1 to 256, through the programming of the SSP Control 0 register, to give the final master output clock SCLKOUT.

#### Transmit FIFO

The common transmit FIFO is a 16-bit wide, eight lines deep, first-in, first-out memory buffer. CPU data written across the SM501 interface are stored in the buffer until read out by the transmit logic.

When configured as a master or a slave parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master respectively, through the SSPTXD pin.

#### **Receive FIFO**

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface are stored in the buffer until read out by the CPU.

When configured as a master or slave, serial data received through the SSPRXD pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

#### Transmit/Receive Logic

When configured as a master, the clock to the attached slaves is derived from a divided down version of SSPCLK through the prescaler operations described previously. The master transmit logic successively reads a value from its transmit FIFO and performs parallel to serial conversion on it. Then the serial data stream and frame control signal, synchronized to SCLKOUT, are output through the SSPTXD pin to the attached slaves. The master receive logic performs serial to parallel conversion on the incoming synchronous SSPRXD data stream, extracting and storing values into its receive FIFO, for subsequent reading through the SM501 interface.

When configured as a slave, the SSPCLKIN clock is provided by an attached master and used to time its transmission and reception sequences. The slave transmit logic, under control of the master clock, successively

reads a value from its transmit FIFO, performs parallel to serial conversion, then output the serial data stream and frame control signal through the slave SSPTXD pin. The slave receive logic performs serial to parallel conversion on the incoming SSPRXD data stream, extracting and storing values into its receive FIFO, for subsequent reading through the SM501 interface.

#### Interrupt Generation Logic

The SSP generates three individual maskable, active HIGH interrupts. It also generates a combined interrupt output that is the OR function of the three individual interrupt requests.

The single combined interrupt can be used with a system interrupt controller that provides another level of masking on a per-peripheral basis. This option allows use of modular device drivers that always know where to find the interrupt source control register bits.

The individual interrupt requests also can be used with a system interrupt controller that provides masking for the outputs of each peripheral. In this way, a global interrupt controller service routine would be able to read the entire set of sources from one wide register in the system interrupt controller. This is useful when the time to read from the peripheral registers is significant compared to the CPU clock speed in a real-time system.

The SSP supports both the above methods because the overhead is small.

The transmit and receive dynamic data-flow interrupts, SSPTXINTR and SSPRXINTR, are separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels.

#### Synchronizing Registers and Logic

The SSP supports both asynchronous and synchronous operation of the clocks, PCLK and SSPCLK. The SSP implements synchronization registers and handshaking logic, which are active at all times. This implementation has a minimal impact on performance and area. The SSP synchronizes control signals in both directions of data flow—from the PCLK to the SSPCLK domain and from the SSPCLK to the PCLK domain.

## SSP Operation

The operation of the SSP is described in the following subsections.

## **Configuring the SSP**

Following reset, the SSP logic is disabled and should be configured when in this state.

The SSP Control 0 and Control 1 registers configure the peripheral as a master or slave operating under one of the following protocols:

- Motorola SPI
- Texas Instruments SSI
- National Semiconductor

The bit rate, derived from the external SSPCLK, requires the programming of the Clock Prescale register.

#### **Enable SSP Operation**

You can either prime the transmit FIFO, by writing up to eight 16-bit values when the SSP is disabled, or allow the transmit FIFO service request to interrupt the CPU. Once enabled, transmission or reception of data begins on the transmit (SSPTXD) and receive (SSPRXD) pins.

## Clock Signals

The frequency selected for SSPCLK must accommodate the desired range of bit clock rates.

 $F_{SSPCLK(min)} >= 2 \times F_{SCLKOUT(max)}$ 

F<sub>SSPCLK(max)</sub> <= 254 x 256 x F<sub>SCLKOUT(min)</sub>

For example, for a range of bit clocks from 7.2 kHz to 1.8432 MHz, the SSPCLK frequency must be within the range 3.6864 MHz to 468 MHz.

The frequency of SSPCLK must be within the required error limits for all baud rates to be used.

There is also a constraint on the ratio of clock frequencies for PCLK to SSPCLK. The frequency of SSPCLK must be less than or equal to the frequency of PCLK.

## $F_{SSPCLK} \leq F_{PCLK}$

## Programming the SSP Control 0 Register

See "Operational Register Descriptions" on page 14 for more details on the bit assignment of this register.

The SSP Control 0 register is used to:

- Program the serial clock rate
- Select one of the three protocols
- Select the data word size (where applicable)

The Serial Clock Rate value, in conjunction with the clock prescale divisor value in the Clock Prescale register, is used to derive the SSP transmit and receive bit rate from the external SSPCLK.

The frame format is programmed through the Format bits and the data word size through the DataSize bits.

Bit phase and polarity, applicable to Motorola SPI format only, are programmed through the Ph and Pol bits.

#### Programming the SSP Control 1 Register

See "Operational Register Descriptions" on page 14, for more details on the bit assignment of this register.

The SSP Control 1 register is used to:

- Select master or slave mode
- Control interrupt enabling or disabling
- Enable a loopback test feature
- Enable the SSP peripheral

To configure the SSP as a master, clear the SSP Control 1 register master or slave selection bit (M) to 0, which is the default value on reset.

Setting the SSP Control 1 register M bit to 1 configures the SSP as a slave. When configured as a slave, enabling or disabling of the SSP SSPTXD signal is provided through the slave mode output select bit (O). This can be used in some multi-slave environments where masters might parallel broadcast.

Transmit and receive FIFO level interrupts can be enabled by setting the respective Transmit Interrupt Enable (TI), Receive Interrupt Enable (RI), and Overflow Interrupt Enable (OI) bits within the SSP Control 1 register.

To enable the operation of the SSP, set the Synchronous Serial Port Enable (E) bit to 1.

#### **Bit Rate Generation**

The serial bit rate is derived by dividing down the input clock SSPCLK. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the Clock Prescale register. The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the serial clock rate value programmed in the SSP Control 0 register.

The frequency of the output signal bit clock SCLKOUT is defined below:

$$F_{SCLKOUT} = \frac{F_{SSPCLK}}{CPSDVR x (1+SCR)}$$

For example, if SSPCLK is 3.6864 MHz, and CPSDVSR = 2, then SCLKOUT has a frequency range from 7.2 kHz to 1.8432 MHz.

## Frame Format

Each data frame is between 4 and 16 bits long depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Motorola SPI
- National Semiconductor Microwire

For all three formats, the serial clock (SCLKOUT) is held inactive while the SSP is idle, and transitions at the programmed frequency only during active transmission or reception of data. The idle state of SCLKOUT is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.


For Motorola SPI and National Semiconductor Microwire frame formats, the serial frame (SFRMOUT) pin is active LOW, and is asserted (pulled down) during the entire transmission of the frame.


For the Texas Instruments synchronous serial frame format, the SFRMOUT pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSP and the off-chip slave device drive their output data on the rising edge of SCLKOUT, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the National Semiconductor Microwire format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSP. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

#### **Texas Instruments Synchronous Serial Frame Format**

Figure 15-1 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.






In this mode, SCLKOUT and SFRMOUT are forced LOW, and the transmit data line SSPTXD is 3-stated whenever the SSP is idle. Once the bottom entry of the transmit FIFO contains data, SFRMOUT is pulsed HIGH for one SCLKOUT period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SCLKOUT, the MSB of the 4-bit to 16-bit data frame is shifted out on the SSPTXD pin. Likewise, the MSB of the received data is shifted onto the SSPRXD pin by the off-chip serial slave device.

Both the SSP and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SCLKOUT. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SCLKOUT after the LSB has been latched.

Figure 15-2 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.



#### Figure 15-2: TI Synchronous Serial Frame Format (Continuous Transfer)


### Motorola SPI Frame Format

Figure 15-3 shows the Motorola SPI frame format for a single frame. Figure 15-4 shows the same format when back to back frames are transmitted.

In this mode, SCLKOUT is forced LOW, SFRMOUT is forced HIGH, and the transmit data line SSPTXD is 3-stated whenever the SSP is idle. Once the bottom entry of the transmit FIFO contains data, SFRMOUT is pulsed LOW and remains LOW for the duration of the frame transmission. The falling edge of SFRMOUT causes the value for transmission to be transferred from the bottom transmit FIFO entry to the serial shift register of the transmit logic. The MSB of the 4-bit to 16-bit data frame is then shifted out on the SSPTXD pin half an SCLKOUT period later. The SCLKOUT pin does not transition at this point.

The MSB of the received data is shifted onto the SSPRXD pin by the off-chip slave device as soon as the serial framing signal goes LOW. Both the SSP and the off-chip serial slave device then latch each data bit into their serial shifter on the rising edge of each SCLKOUT. At the end of the frame, the SFRMOUT pin is pulled HIGH one SCLKOUT period after the last bit has been latched in the receive serial shifter. This causes the data to be transferred to the receive FIFO.


**Note:** The off-chip slave device can 3-state the receive line either on the falling edge of SCLKOUT after the receive shifter has latched the LSB, or when the SFRMOUT pin goes HIGH.



#### Figure 15-3: Motorola SPI Frame Format (Single Transfer)

Figure 15-4 shows the Motorola SPI frame format when back to back frames are transmitted.







It is possible to change the Motorola clock phase and polarity by selecting the appropriate value of the Pol and Ph bits in the SSP Control 0 register.


Figure 15-5 and Figure 15-6 show the operation of Pol and Ph.

Figure 15-5: Motorola SPI Frame Format with Ph = 0










**Note:** In Figure 15-6, Q is an undefined signal.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SFRMOUT line is continuously asserted (held LOW). The transmission of data also occurs back to back (the MSB of the next frame follows directly after the LSB of the current frame.) Each of the received data values is transferred from the receive shifter to the receive FIFO on the falling edge of SCLKOUT, after the LSB of the frame has been latched into the SSP.

#### **National Semiconductor Microwire Frame Format**

Figure 15-7 shows the National Semiconductor Microwire frame format, again for a single frame. Figure 15-8 shows the same format when back to back frames are transmitted.



#### Figure 15-7: Microwire Frame Format, Single Transfer

Microwire format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSP to the off-chip slave device. During this transmission, no incoming data is received by the SSP. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

Like SPI mode, SCLKOUT is forced LOW, SFRMOUT is forced HIGH, and the transmit data line SSPTXD is 3-stated whenever the SPMSS is idle. A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SFRMOUT causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSPTXD pin. SFRMOUT remains LOW for the duration of the frame transmission. The SSPRXD pin remains 3-stated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SCLKOUT. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait state, and the slave responds by transmitting data back to the SSP. Each bit is driven onto SSPRXD on the falling edge of SCLKOUT. The SSP in turn latches each bit on the rising edge of SCLKOUT. At the end of the frame, for single transfers, SFRMOUT is driven HIGH one clock period after the last bit has been latched in the receive serial shifter, causing the data to be transferred to the receive FIFO.

**Note:** The off-chip slave device can 3-state the receive line either on the falling edge of SCLKOUT after the LSB has been latched by the receive shifter, or when SFRMOUT goes HIGH.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SFRMOUT line is continuously asserted (held LOW) and transmission of data occurs back to back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge SCLKOUT, after the LSB of the frame has been latched into the SSP.





Figure 15-8: Microwire Frame Format, Continuous Transfers

#### Setup and Hold Time Requirements—SFRMIN with Respect to SSPCLKIN, Microwire Mode

In Microwire mode, the SSP slave samples the first bit of receive data on the rising edge of SCLKIN after SFRMIN has gone LOW. Masters that drive a free-running SCKLIN must ensure that the SFRMIN signal has sufficient setup and hold margins with respect to the rising edge of SCLKIN.

Figure 15-9 illustrates these setup and hold time requirements. With respect to the SCLKIN rising edge on which the first bit of receive data is to be sampled by the SSP slave, SFRMIN must have a setup of at least two times the period of SSPCLK on which the SSP operates. With respect to the SCLKIN rising edge previous to this edge, SFRMIN must have a hold of at least one SSPCLK period.

#### Figure 15-9: Microwire Frame Format, SFRMIN Input Setup and Hold Requirements



#### **Examples of Master and Slave Configurations**

Figure 15-10 through Figure 15-12 show how to connect the SSP peripheral to other synchronous serial peripherals, when it is configured as a master or slave.

**Note:** The SSP does not support dynamic switching between master and slave in a system. Each instance is configured and connected either as a master or slave.

Figure 15-10 shows the SSP instanced three times, as a single master and two slaves. The master can broadcast to the two slaves through the master SSPTXD line. In response, only one slave drives its nSSPOE signal HIGH, thereby enabling its SSPTXD data onto the SSPRXD line of the master.

#### Figure 15-10: SSP Master Coupled to Two Slaves






Figure 15-11 shows how an SSP, configured as master, interfaces to two Motorola SPI slaves. Each SPI Slave Select  $(\overline{SS})$  signal is permanently tied LOW and configures them as slaves. Similar to the above operation, the master can broadcast to the two slaves through the master SSP SSPTXD line. In response, only one slave drives its SPI MISO port onto the master's SSPRXD line.



#### Figure 15-11: SSPMS (PL021) Master Coupled to Two SPI Slaves

Figure 15-12 shows a Motorola SPI configured as a master and interfaced to two instances of SSP configured as slaves. In this case, the slave Select Signal ( $\overline{SS}$ ) signal is permanently tied HIGH and configures it as a master. It is possible for the master to broadcast to the two slaves through the master SPI MOSI line and in response, only one slave will drive its SSPOE signal HIGH, thereby enabling in SSPTXD data onto the master's MISO line.

#### Figure 15-12: SPI Master Coupled to Two SSP Slaves



# **Operational Register Descriptions**

The base address of the SSP is not fixed, and might be different for any particular system implementation. The offset of any particular register from the base address, however, is fixed.

Locations at offsets 0x018-0xFF and 0x94-0xFF are reserved.

#### Summary of SSP Registers

Table 15-1 shows the SSP registers.

Offset from Reset Value<sup>2</sup> Туре Width **Register Name** MMIO base<sup>1</sup> 0x020n00 R/W 32 0x00000000 Control 0 0x020n04 R/W Control 1 32 0x00000000 0x020*n*08 R/W 32 0x0000000 Data 0x020n0C R 32 0x0000003 Status 0x020n10 R/W 32 0x00000000 **Clock Prescale** 0b0000.0000.0000.0000. Interrupt Status 0x020n14 R/W 32 0000.0000.0000.00XX

Table 15-1: SSP Register Summary

1. Refer to Table 1-5 on page 29 for MMIO\_base values depending on the CPU.

2. In the reset values, "X" indicates don't care.

# SSP Register Descriptions

Figure 15-13 shows how this 64kB region in the MMIO space is laid out. It controls the SSP registers.

#### Figure 15-13: SSP Register Space






Figure 15-14 shows how each SSP memory region is laid out.





#### Control 0

Read/V Power-		ault			MMIO_base + 0x020n00 0x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Reserved													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Clock R/W							Ph R/W	Pol R/W	_	mat W			iSize W	

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:8	Clock	$\label{eq:serial} \begin{array}{l} \mbox{Serial Clock Rate. The clock rate is calculated as follows:} \\ \hline F_{SSPCLK} \\ \hline CPSDVSR \times (1 + SCR) \\ \mbox{where CPSDVSR is an even value from 2 to 254, programmed via the Clock Prescale register.} \end{array}$
7	Ph	SCLKOUT Phase for Motorola SPI Frame.
6	Pol	SCLKOUT Polarity for Motorola SPI Frame. 0: Rising edge. 1: Falling edge.

Bit(s)	Name	Descri	Description								
5:4	Format	00: Mot 01: Tex 10: Nat	rame Format. 0: Motorola SPI frame format. 1: Texas Instruments serial frame format. 0: National Microwire frame format. 1: Reserved								
3:0	DataSize	Data Size Select.									
		0000	Reserved	0100	5-bit	1000	9-bit	1100	13-bit		
		0001	Reserved	0101	6-bit	1001	10-bit	1101	14-bit		
		0010	Reserved	0110	7-bit	1010	11-bit	1110	15-bit		
		0011	4-bit	0111	8-bit	1011	12-bit	1111	16-bit		

#### Control 1

Read/V Power-		ault			D_base	+0x0	20n04	ł							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Reserved										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							O R/W	M R/W	E R/W	L R/W	OI R/W	TI R/W	RI R/W	

Bit(s)	Name	Description
31:7	Reserved	These bits are reserved.
6	0	Slave-Mode Output Select. 0: Enable. 1: Disable.
5	М	Mode Select. 0: Master mode. 1: Slave mode.
4	E	SSP Enable. 0: Disable. 1: Enable.
3	L	Loopback Mode. 0: Normal. 1: Internal loopback.
2	OI	Overflow Interrupt Enable. 0: Disable. 1: Enable.

Bit(s)	Name	Description
1	ТІ	Transmit Interrupt Enable. 0: Disable. 1: Enable.
0	RI	Receive Interrupt Enable. 0: Disable. 1: Enable.

#### Data

Read/Write

MMIO\_base +  $0 \times 0 20n08$ 

Power-on Default 0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Data R/W														

When the SSP is programmed for National Microwire frame format, the default transmit data size is eight bits (the most significant byte is ignored).

Bit(s)	Name	Description
31:16	Reserved	These bits are reserved.
15:0	Data	Data read from receive FIFO or written to transmit FIFO.

#### Status

Read Power-	on Def	fault			MMIO_base + 0x020 <i>n</i> 0C 0x0000003										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					Reserved										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved									B R	F		F	Г २		

Bit(s)	Name	Description
31:5	Reserved	These bits are reserved.
4	В	SSP Busy Flag. 0: Idle. 1: Busy.
3:2	R	Receive FIFO Status. 00: Empty. 01: Not empty. 11: Full.
1:0	Т	Transmit FIFO Status. 00: Full. 10: Not full. 11: Empty.

#### **Clock Prescale**

Read/Write Power-on Default MMIO\_base + 0x020*n*10

0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							Rese	erved							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Reserved							Prescale R/W							0

Bit(s)	Name	Description					
31:8	Reserved	Served These bits are reserved.					
7:0	Prescale	Clock Prescale Value. This must be an even number, so bit 0 is always "0".					

#### Interrupt Status

Read/V Power-		ault		MMIO_base + 0x020 <i>n</i> 14 0b0000.0000.0000.0000.0000.0000.000x											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved O R/W									T R	R R					

Bit(s)	Name	Description
31:3	Reserved	These bits are reserved.
2	0	Receive FIFO Overflow Interrupt Status. Writing any value to this bit clears the interrupt. 0: Inactive. 1: Active.
1	Т	Transmit FIFO Interrupt Status. This bit is read-only. 0: Inactive. 1: Active.
0	R	Receive FIFO Interrupt Status. This bit is read-only. 0: Inactive. 1: Active.

# Interrupts

The SSP can generate four interrupts. The following three of these interrupts are individual, maskable, active HIGH interrupts:

• SSPRXINTR - SSP receives FIFO service interrupt request

This receive interrupt is asserted when there are four or more valid entries in the receive FIFO.

• **SSPTXINTR** - SSP transmits FIFO service interrupt request

This transmit interrupt is asserted when there are four or less valid entries in the transmit FIFO. This interrupt is not qualified with the SSP enable signal, which allows operation in one of two ways. Data can be written to the transmit FIFO prior to enabling the SSP and the interrupts. Alternatively, the SSP and interrupts can be enabled so that data can be written to the transmit FIFO by an interrupt service routine.

• SSPRORINTR - SSP receives overrun interrupt request

This receive overrun interrupt is asserted when the FIFO is already full and an additional data frame is received, causing an overrun of the FIFO. Data is overwritten in the receive shift register but not in the FIFO.

The fourth interrupt, SSPINTR, is a combined single interrupt. The three interrupts also are combined into the single output SSPINTR, which is an OR function of the individual masked sources. This output can be connected to the system interrupt controller to provide another level of masking on an individual per-peripheral basis. The combined SSP interrupt is asserted if any of the three individual interrupts are asserted and enabled.

Each of the three individual maskable interrupts can be enabled or disabled by changing the mask bits in the SSP Control 1 register. Setting the appropriate mask bit HIGH enables the interrupt.

Provision of the individual outputs as well as a combined interrupt output allows use of either a global interrupt service routine, or modular device drivers to handle interrupts.

The transmit and receive dynamic dataflow interrupts SSPTXINTR and SSPRXINTR have been separated from the status interrupts, so that data can be read or written in response to just the FIFO trigger levels.

The status of the individual interrupt sources can be read from the SSP Interrupt Status register.

16

# SM501 MSOC™ Databook Preliminary

# **PWM Specification**

# **Functional Description**

#### **PWM Overview**

The Pulse Width Modulation (PWM) module is a simple counter that can pulse with programmable pulse widths. The pulse optionally can be tied to the PWM interrupt signal to generate a periodic interrupt for timing or watchdog support.

The input clock is the peripheral clock at 96 MHz. The output pulse starts high.

The following subsections provide some different samples of PWM usage.

#### **Delay Counter with Interrupt**

Any of the three available PWM circuits can be programmed to perform a single shot delay. Once the delay is finished, an interrupt is triggered. The required delay is assumed to be 20 ms.

The values for the PWM *n* register are calculated as follows:

- Delay \* clock = 20 ms \* 96 MHz = 1,920,000
- A 50% duty cycle means 960,000 clocks are LOW and 960,000 clocks are HIGH
- The shift to a 12-bit value is done by dividing by  $2^8$ : (3,750 1) clocks LOW and (3,750 1) clocks HIGH
- The value for the PWM *n* register is: 0xEA5EA585

#### **Internal Timer with Interrupt**

Any of the three available PWM circuits can be programmed to act as a periodic timer to support a clock. The periodic timer generates an interrupt after each cycle. The required periodic interval is assumed to be 1 s. For this example, there is a 30/70% duty cycle.

The values for the PWM *n* register are calculated as follows:

- Delay \* clock = 1 s \* 96 MHz = 96,000,000
- A 30% duty cycle means 28,800,000 clocks are LOW and 67,200,000 clocks are HIGH
- The shift to a 12-bit value is done by dividing by  $2^{15}$ : (879 1) clocks LOW and (2,051 1) clocks HIGH
- The value for the PWM *n* register is: 0x80236EF5

#### **External Pulse**

In this example, the PWM is programmed for an external pulse with a frequency of 44.1 kHz and a duty cycle of 15%.

The values for the PWM *n* register are calculated as follows:

• Delay \* clock = (1 / 44.1 kHz) \* 96 MHz = 2,177

Silicon Motion<sup>®</sup>, Inc. Company Confidential

- A 15% duty cycle means (327 1) clocks are LOW and (1,850 1) clocks are HIGH
- The value for the PWM *n* register is:  $0 \times 73914601$

# **Operational Register Descriptions**

#### Summary of PWM Registers

The PWM registers are shown in Table 16-1.

Table	16-1:	PWM	Register	Summary
-------	-------	-----	----------	---------


Offset from MMIO_base <sup>1</sup>	Туре	Width	Reset Value	Register Name
0x010020	R/W	32	0x00000000	PWM 0
0x010024	R/W	32	0x00000000	PWM 1
0x010028	R/W	32	0x00000000	PWM 2

1. Refer to Table 1-5 on page 29 for MMIO\_base values depending on the CPU.

#### **PWM Register Descriptions**

The PWM registers control the three PWM pins. It contains three registers, one for each PWM pin. Figure 16-1 defines the register layout for the PWM registers.

#### Figure 16-1: PWM Register Space



#### PWM 0

Read/V Power-		ault			Address 0x010020 0x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	High Counter R/W							Low Cou R/W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Low Counter R/W								Divide /W		IP R/W	l R/W	Res	E R/W	

Bit(s)	Name	Descri	otion							
31:20	High Counter	Number	of clocks - 1	the PWM should	remain high	before switchi	ng to low.			
19:8	Low Counter	Number	of clocks - 1	the PWM should	remain low	before switchin	g to high.			
7:4	Clock Divide	Select divisor for 96MHz input clock.								
		0000	÷ 1	96MHz	1000	÷ 256	375kHz			
		0001	÷ 2	48MHz	1001	÷ 512	187.5kHz			
		0010	÷ 4	24MHz	1010	÷ 1,024	93.75kHz			
		0011	÷ 8	12MHz	1011	÷ 2,048	46.875kHz			
		0100	÷ 16	6MHz	1100	÷ 4,096	23.438kHz			
		0101	÷ 32	3MHz	1101	÷ 8,192	11.719kHz			
		0110	÷ 64	1.5MHz	1110	÷ 16,384	5.859kHz			
		0111	÷ 128	750kHz	1111	÷ 32,768	2.93kHz			
3	IP	0: No int	terrupt Pendir errupt pendin upt pending.		ar a pending	g interrupt, writ	e a "1" in the IP bit.			
2	1	0: Disab	Enable or Disable PWM Interrupt. 0: Disable PWM interrupt. 1: Enable PWM interrupt whenever a single cycle is completed.							
1	Res	This bit	This bit is reserved.							
0	E	0: Disab	Enable or Disable the PWM. 0: Disabled. 1: Enabled.							

# PWM 1

Read/Write

# Address 0x010024

Power-on Default 0x0000000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
High Counter R/W													Low C R/	ounter W	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Low Counter R/W								Clock Divide R/W				I	Res	E

Bit(s)	Name	Descri	ption							
31:20	High Counter	Number	of clocks - 1	the PWM should	remain high	before switching	ng to low.			
19:8	Low Counter	Number	of clocks - 1	the PWM should	remain low	before switchin	g to high.			
7:4	Clock Divide	Select divisor for 96MHz input clock.								
		0000	÷ 1	96MHz	1000	÷ 256	375kHz			
		0001	÷ 2	48MHz	1001	÷ 512	187.5kHz			
		0010	÷ 4	24MHz	1010	÷ 1,024	93.75kHz			
		0011	÷ 8	12MHz	1011	÷ 2,048	46.875kHz			
		0100	÷ 16	6MHz	1100	÷ 4,096	23.438kHz			
		0101	÷ 32	3MHz	1101	÷ 8,192	11.719kHz			
		0110	÷ 64	1.5MHz	1110	÷ 16,384	5.859kHz			
		0111	÷ 128	750kHz	1111	÷ 32,768	2.93kHz			
3	IP	0: No int	terrupt Pendir errupt pendin upt pending.		ar a pendin	g interrupt, writ	e a "1" in the IP bit.			
2	1	Enable or Disable PWM Interrupt. 0: Disable PWM interrupt. 1: Enable PWM interrupt whenever a single cycle is completed.								
1	Res	This bit	This bit is reserved.							
0	E	Enable or Disable the PWM. 0: Disabled. 1: Enabled.								

#### PWM 2

Read/V Power	Vrite -on Def	ault			Address 0x010028 0x0000000										
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	High Counter R/W							Low Cour R/W							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Low Counter R/W								Divide /W		IP R/W	I R/W	Res	E R/W	

Bit(s)	Name	Descri	otion							
31:20	High Counter	Number	of clocks - 1	the PWM should	remain high	before switchi	ng to low.			
19:8	Low Counter	Number	of clocks - 1	the PWM should	remain low	before switchin	g to high.			
7:4	Clock Divide	Select divisor for 96MHz input clock.								
		0000	÷ 1	96MHz	1000	÷ 256	375kHz			
		0001	÷ 2	48MHz	1001	÷ 512	187.5kHz			
		0010	÷ 4	24MHz	1010	÷ 1,024	93.75kHz			
		0011	÷ 8	12MHz	1011	÷ 2,048	46.875kHz			
		0100	÷ 16	6MHz	1100	÷ 4,096	23.438kHz			
		0101	÷ 32	3MHz	1101	÷ 8,192	11.719kHz			
		0110	÷ 64	1.5MHz	1110	÷ 16,384	5.859kHz			
		0111	÷ 128	750kHz	1111	÷ 32,768	2.93kHz			
3	IP	0: No int	terrupt Pendir errupt pendin upt pending.		ar a pending	g interrupt, writ	e a "1" in the IP bit.			
2	1	0: Disab	Enable or Disable PWM Interrupt. 0: Disable PWM interrupt. 1: Enable PWM interrupt whenever a single cycle is completed.							
1	Res	This bit	This bit is reserved.							
0	E	0: Disab	Enable or Disable the PWM. 0: Disabled. 1: Enabled.							

# 17 Pin & Packaging Information


SM501 MSOC<sup>™</sup> Databook

# Packaging

The SM501's initial package is a 297-pin BGA using 0.8mm ball spacing (see Figure 17-1). The total package size is 19x19mm which allows for the I/O and external memory interfaces to be present. The SM501 will be available in configurations with internal memory included in the package as well as without memory. Please refer to Figure 17-2 for package pinout details.

Silicon Motion<sup>®</sup>, Inc. Company Confidential

#### Figure 17-1:SM501 Package Outline



# Signal List

Table 17-1 summarizes the pins for the SM501 chip. The highlighted lines contain multiplexed pins.

Signal Category	Number of Pins	Signal Name
GPIO Related Signals (64)		
GPIO	7	GPIO / Interrupt
SSP0	5	SSP0
UART0 / IrDA	4	TXD, RXD, CTS, RTS
UART1 / SSP1 / IrDA	5	TXD, RXD, CTS, RTS / SSP1
I <sup>2</sup> C	2	TXD, RXD / IrDA
8051	16	Parallel Interface + Control Signals (8051 u-controller)
Zoom Video	8	ZV[7:0]
ACLink	5	RST, SYNC_48K, BIT_CLK, SDOUT, SDIN
PWM	3	PWM[0:2]
Digital CRT / Zoom Video / FP	9	Digital CRT[7:0], CLK / ZV[15:8] / FP[17:16, 9:8, 1:0]
Panel (25)		
	18	FP[23:18], FP[15:10], FP[7:2]
	7	FP_HSYNC, FP_VSYNC, M/DE, FPCLK, FPEN, VDEN, BIAS, FP_DISP
CPU Interface (75)		
Address	24	CA[25:2]
Data	32	D[31:0]
Control	19	RST#, INTR, HCS#, BS#, HRDY#, HCLK, HCKE, BREQ#, ACK#, MCS#[1:0], HWE#, HRAS#, HCAS#, BE[3:0], CPURD#
External Memory (60)		
Data	32	MD[31:0]
Addr	13	MA[12:0]

 Table 17-1: Signal Summary for the SM501

#### Table 17-1: Signal Summary for the SM501

Signal Category	Number of Pins	Signal Name					
Control	15	RAS#, CAS#, WE#, CKE, SCK+, SCK-, DSF, DQS, DQM[3:0], BA[1:0], CS#					
CRT Output	6	R, G, B, CRT_HSYNC, CRT_VSYNC, IREF					
Zoom Video	3	VP_VSYNC, VP_HREF, VP_CLK					
USB	4	USB+, USB-, power, GND					
Clocks + Signals	6	XTALIN, XTALOUT, Power, GND, CLKOFF, TESTCLK					
Test	2	TEST[1:0]					
Miscellaneous (1)	- <b>·</b>						
No Connection	1	MVREF					
Subtotal (246)							
Power & Ground (51)							
Power & GND	51						
Grand Total (297)	Grand Total (297)						

#### Pinout

Figure 17-2 shows the pinout for the SM501 chip.

#### Figure 17-2:Pinout for the SM501

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
A	CA5	CA10	CD4	CD1	CD5	CD8	CD12	CA18	CA24	CA19	CD17	CD21	CD23	CD25	CD31	HCLK	BE3	HCKE	CPURD #	BS#	HCAS #
в	CA4	CA9	CA14	CD6	CD3	CD7	CD10	CD14	CA21	CD16	CD20	CD19	CA20	CD27	CD29	BREQ #	BE2	MCS1 #	HRDY #	HRAS #	HWE#
с	CA3	CA8	CA13	CD2	CD9	CD13	CA16	CA22	CA25	CD18	CD22	CD24	CD26	CD30	ACK#	RST#	BE1	MCS0 #	HCS#	CLK OFF	XTAL IN
D	CA2	CA7	CA12	MVDD2	CA17	CD11	CD15	VDD	CA23	HVDD	CA15	HVDD	CD28	VDD	INTR	HVDD	BE0	HVDD	PLL GND	TEST CLK	XTAL OUT
Е	MD0	CA6	CA11	CD0														GPIO 0	GPIO 1	GPIO 2	PLL PWR
F	MD1	MD2	MD3	MVDD														VDD	GPIO 3	GPIO 4	GPIO 5
G	MD4	MD5	MD6	MD7														GPIO 6	GPIO 7	GPIO 8	GPIO 9
н	MD15	MD14	MD13	MVDD														XTAL PWR	GPIO 10	GPIO 11	GPIO 12
J	MD12	MD11	MD10	MD9					MVDD2	GND	GND	GND	VDD					GPIO 13	GPIO 14	GPIO 15	GPIO 16
к	DQM0	DQM1	MD8	MVREF					GND	GND	GND	GND	GND					GVDD	GPIO 17	GPIO 18	GPIO 19
L	WE#	CAS#	RAS#	CS#					GND	GND	GND	GND	GND					GPIO 20	GPIO 21	GPIO 22	GPIO 23
м	BA1	BA0	MA0	MVDD					GND	GND	GND	GND	GND					VDD	GPIO 24	GPIO 25	GPIO 26
N	MA1	MA2	MA3	MA4					MVDD2	GND	GND	GND	VDD					GPIO 27	GPIO 28	GPIO 29	GPIO 30
Ρ	MA5	MA6	MA7	MVDD				I						1				GVDD	GPIO 31	GPIO 32	GPIO 33
R	SCK +	MA12	DSF	MA11														GPIO 34	GPIO 35	GPIO 36	GPIO 37
т	SCK	MA10	MA9	MVDD														GVDD	GPIO 38	GPIO 39	GPIO 40
U	MA8	CKE	DQM2	DQM3														GPIO 41	GPIO 42	GPIO 43	GPIO 44
v	DQS	MD24	MD25	MVDD2	FP3	PVDD	FP12	PVDD	FP21	VDD	FPEN	PVDD	BIAS	AVDD	TEST 0	AVSS	GPIO 45	VDD	GPIO 46	GPIO 47	GPIO 48
w	MD26	MD27	MD28	MD29	FP2	FP6	FP11	FP15	FP20	FP23	FP_ VSYNC	VDEN	CRT_ HSYNC	CRT_ VSYNC	TEST 1	GPIO 49	GPIO 50	GPIO 51	GPIO 52	GPIO 53	GPIO 54
Y	MD30	MD31	MD23	MD22	MD21	FP5	FP10	FP14	FP19	FP22	FP_ HSYNC	FP_ DISP	R	USB GND	USB PWR	GPIO 55	GPIO 56	GPIO 57	GPIO 58	GPIO 59	GPIO 60
AA	MD20	MD19	MD18	MD17	MD16	FP4	FP7	FP13	FP18	FPCLK	IREF	В	G	USB -	USB +	VP_ VSYNC	VP_ HREF	VP_ CLK	GPIO 61	GPIO 62	GPIO 63

#### **Pin Descriptions**

Each BGA ball of the MSOC is one of the following types:

- I: Input signal
- O: Output signal
- I/O: Input or Output signal

All outputs and I/O signals are 3-stated. Internal pull-ups for I/O pads are all 100K $\Omega$  resistors. Internal pull-downs for I/O pads are all 100K $\Omega$  resistors.

Signal Name	Pin Number	Туре	Pad	IOL (ma)	Description
Host/PCI Interfac	e (75)				
ACK#	C15	I	CMOS 3.3V		CPU Bus Acknowledge / PCI Bus Grant.
BE[3:0]	A17, B17, C17, D17	I/O	CMOS 3.3V	8	CPU Byte Enable / SDRAM Data Mask.
BREQ#	B16	0	CMOS 3.3V	8, 12, 24	CPU Bus Request / PCI Bus Request.
BS#	A20	I	CMOS 3.3V		SH4 Cycle Start / XScale or NEC CPU Write Enable.
CA[11:2]	E3, A2, B2, C2, D2, E2, A1, B1, C1, D1	I/O	CMOS 3.3V	8	CPU Address [11:2] / SDRAM MA.
CA[13:12]	C3, D3	I/O	CMOS 3.3V	8	CPU Address [13:12] / SDRAM BA / SDRAM MA.
CA[20:17]	B13, A10, A8, D5	I/O	CMOS 3.3V	8, 12, 24	CPU Address [20:17] / PCI C/BE#[3:0] / SDRAM MA.
CA14	B3	I/O	CMOS 3.3V	8	CPU Address 14 / PCI CLKRUN# / SDRAM BA / SDRAM MA.
CA15	D11	I/O	CMOS 3.3V	8, 12, 24	CPU Address 15 / PCI IDSEL / SDRAM BA / SDRAM MA.
CA16	C7	I/O	CMOS 3.3V	8, 12, 24	CPU Address 16 / PCI PAR / SDRAM BA / SDRAM MA.
CA21	В9	I/O	CMOS 3.3V	8, 12, 24	CPU Address 21 / PCI DEVSEL# / SDRAM MA.
CA22	C8	I/O	CMOS 3.3V	8, 12, 24	CPU Address 22 / PCI STOP# / SDRAM BA / SDRAM MA.
CA23	D9	I/O	CMOS 3.3V	8, 12, 24	CPU Address 23 / PCI TRDY# / SDRAM BA / SDRAM MA.
CA24	A9	I/O	CMOS 3.3V	8, 12, 24	CPU Address 24 / PCI IRDY# / SDRAM BA.
CA25	C9	I/O	CMOS 3.3V	8, 12, 24	CPU Address 25 / PCI FRAME#.

Signal Name	Pin Number	Туре	Pad	IOL (ma)	Description
CD[31:0]	A15, C14, B15, D13, B14, C13, A14, C12, A13, C11, A12, B11, B12, C10, A11, B10, D7, B8, C6, A7, D6, B7, C5, A6, B6, B4, A5, A3, B5, C4, A4, E4	I/O	CMOS 3.3V	8, 12, 24	CPU Data Bus / PCI AD Bus / SDRAM Data Bus.
CPURD#	A19	I	CMOS 3.3V		XScale or NEC Read Enable.
HCAS#	A21	0	CMOS 3.3V	8	SDRAM Column Address select.
HCKE	A18	I/O	CMOS 3.3V	8	SDRAM Clock Enable.
HCLK	A16	I/O	CMOS 3.3V	8, 12, 24	CPU clock / PCI clock.
HCS#	C19	Ι	CMOS 3.3V		SM501 chip select. This signal has a weak internal pull-up.
HRAS#	B20	0	CMOS 3.3V	8	SDRAM Row Address select.
HRDY#	B19	I/O	CMOS 3.3V	8	CPU Ready. This signal must be externally pulled-up for SH4. For all other CPUs, this signal must be pulled-down.
HWE#	B21	I/O	CMOS 3.3V	8	SH4 Write Enable / SDRAM Write Enable.
INTR	D15	0	CMOS 3.3V	8, 12, 24	CPU Interrupt / PCI Interrupt.
MCS#[1:0]	B18, C18	0	CMOS 3.3V	8	SDRAM Chip Select.
RST#	C16	I	CMOS 3.3V		SM501 reset.
Power Down Int	erface (1)			<u>.</u>	
CLKOFF	C20	I	CMOS 3.3V		Used to shut off host interface clock. This signal has a weak internal pull-down.
Clock Interface	(5)				
PLLGND	D19	I			PLL ground.
PLLPWR	E21	I	1.8 V		PLL power.
TESTCLK	D20	I	CMOS 3.3V		For testing purposes.
XTALIN	C21	Ι	CMOS 1.8V		12/24MHz crystal input connection.
XTALOUT	D21	0	CMOS 1.8V		12/24MHz crystal output connection.

Signal Name	Pin Number	Туре	Pad	IOL (ma)	Description
Test Interface (2	2)				
TEST[1:0]	W15, V15	I	CMOS 3.3V		Test mode selection. Both signals have a weak internal pull-down.
Internal Memory	y Interface (60)				
BA[1:0]	M1, M2	0	CMOS 3.3V	4	SDRAM Bank Address.
CAS#	L2	0	CMOS 3.3V	4	SDRAM Column Address Strobe.
CKE	U2	0	CMOS 3.3V	4	SDRAM Clock Enable.
CS#	L4	0	CMOS 3.3V	4	SDRAM Chip Select.
DQM[3:0]	U4, U3, K2, K1	0	CMOS 3.3V	4	SDRAM Data Mask.
DQS	V1	0	CMOS 3.3V	4	SDRAM Read Data Latch start.
DSF	R3	0	CMOS 3.3V	4	SGRAM Block Write.
MA[12:0]	R2, R4, T2, T3, U1, P3, P2, P1, N4, N3, N2, N1, M3	0	CMOS 3.3V	4	SDRAM Address bus.
MD[31:0]	Y2, Y1, W4, W3, W2, W1, V3, V2, Y3, Y4, Y5, AA1, AA2, AA3, AA4, AA5, H1, H2, H3, J1, J2, J3, J4, K3, G4, G3, G2, G1, F3, F2, F1, E1	I/O	CMOS 3.3V	4	SDRAM Data bus. These signals have weak, internal pull-down resistors.
RAS#	L3	0	CMOS 3.3V	4	SDRAM Row Address Strobe.
SCK-	T1	0	CMOS 3.3V	8	SDRAM Negative Clock.
SCK+	R1	0	CMOS 3.3V	8	SDRAM Positive Clock.
WE#	L1	0	CMOS 3.3V	4	SDRAM Write Enable.

Signal Name	Pin Number	Туре	Pad	IOL (ma)	Description
Flat Panel Interf	ace (25)				
BIAS	V13	0	CMOS 3.3V	4	Flat panel voltage bias enable.
FP[23:18], FP[15:10], FP[7:2]	W10, y10, V9, W9, Y9, AA9, W8, Y8, AA8, V7, W7, Y7, AA7, W6, Y6, AA6, V5, W5	0	CMOS 3.3V	4	Flat panel data bus {23:18,15:10,7:2}.
FP_DISP	Y12	0	CMOS 3.3V	4	Flat panel display enable.
FP_HSYNC	Y11	0	CMOS 3.3V	4	Flat panel TFT horizontal sync / STN line pulse.
FP_VSYNC	W11	0	CMOS 3.3V	4	Flat panel TFT vertical sync / STN frame pulse.
FPCLK	AA10	0	CMOS 3.3V	4	Flat panel pixel clock.
FPEN	V11	0	CMOS 3.3V	4	Flat panel enable.
VDEN	W12	0	CMOS 3.3V	4	Flat panel VDD enable.
CRT Interface (6	5)				
В	AA12	0	Analog		CRT blue output.
CRT_HSYNC	W13	0	CMOS 3.3V	4	CRT vertical sync.
CRT_VSYNC	W14	0	CMOS 3.3V	4	CRT horizontal sync.
G	AA13	0	Analog		CRT green output.
IREF	AA11	I	Analog		CRT IREF input.
R	Y13	0	Analog		CRT red output.
USB Interface (4	4)				
USB+	AA15	I/O	USB Transceiver 3.3V		USB transceiver plus.
USB-	AA14	I/O	USB Transceiver 3.3V		USB transceiver minus.
USBGND	Y14	I			USB power.
USBPWR	Y15	I			USB ground.

Signal Name	Pin Number	Туре	Pad	IOL (ma)	Description	
Video Port Inter	face (3)					
VP_CLK	AA18	Ι	CMOS 3.3V		Video port clock.	
VP_HREF	AA17	I	CMOS 3.3V		Video port horizontal reference.	
VP_VSYNC	AA16	I	CMOS 3.3V		Video port vertical sync.	
GPIO Interface	(64) — All 64 GP	IO pins I	have weak, inte	ernal pull-	down resistors	
GPIO[7:0]	G19, G18, F21, F20, F19, E20, E19, E18	I/O	CMOS 3.3V	4	GPIO[7:0] / 8051 AD[7:0]. Note that these signals also function as strap pins. Refer to Table 1-4 on page 1-23 for more information.	
GPIO8	G20	I/O	CMOS 3.3V	4	GPIO8 / 8051 RD#. This signal must be externally pulled-up when used as 8051 RD#.	
GPIO9	G21	I/O	CMOS 3.3V	4	GPIO9 / 8051 WR#. This signal must be externally pulled-up when used as 8051 WR#.	
GPIO10	H19	I/O	CMOS 3.3V	4	GPIO10 / 8051 ALE#. This signal must be externally pulled-up when used as 8051 ALE#.	
GPIO11	H20	I/O	CMOS 3.3V	4	GPIO11 / 8051 WAIT#. This signal must be externally pulled-up when used as 8051 WAIT#.	
GPIO[15:12]	J20, J19, J18, H21	I/O	CMOS 3.3V	4	GPIO[15:12] / 8051 A[11:8]. These signals have a weak internal pull-down. Note that these signals also function as strap pins. Refer to Table 1-4 on page 1-23 for more information.	
GPIO[23:16]	L21, L20, L19, L18, K21, K20, K19, J21	I/O	CMOS 3.3V	4	GPIO[23:16] / Video Port D[7:0] / Test Bus [7:0].	
GPIO24	M19	I/O	CMOS 3.3V	4	GPIO24 / AC97 RST#. Use external pull-up when using AC97 RST# function.	
GPIO25	M20	I/O	CMOS 3.3V	4	GPIO25 / AC97 SYNC / I <sup>2</sup> S WS. Use external pull-down when using AC97 SYNC or I <sup>2</sup> S WS function.	
GPIO26	M21	I/O	CMOS 3.3V	4	GPIO26 / AC97/I <sup>2</sup> S BITCLK. Use external pull-up when using AC97/I <sup>2</sup> S BITCLK function.	
GPIO27	N18	I/O	CMOS 3.3V	4	GPIO27 / AC97/I <sup>2</sup> S SDOUT.	
GPIO28	N19	I/O	CMOS 3.3V	4	GPIO28 / AC97/I <sup>2</sup> S SDIN.	

Signal Name	Pin Number	Туре	Pad	IOL (ma)	Description
GPIO29	N20	I/O	CMOS 3.3V	4	GPIO29 / PWM 0 output / Test Bus [8]. This signal also functions as a strap pin (refer to Table 1-4 on page 1-23).
GPIO30	N21	I/O	CMOS 3.3V	4	Output: GPIO30 / PWM 1 output / Test Bus [9]. Input: GPIO30 / XScale input clock
GPIO31	P19	I/O	CMOS 3.3V	4	GPIO31 / PWM 2 output / Test Bus [10]. This signal also functions as a strap pin (refer to Table 1-4 on page 1-23).
GPIO32	P20	I/O	CMOS 3.3V	4	GPIO32 / SSP 0 TXD.
GPIO33	P21	I/O	CMOS 3.3V	4	GPIO33 / SSP 0 RXD.
GPIO34	R18	I/O	CMOS 3.3V	4	GPIO34 / SSP 0 FRMOUT.
GPIO35	R19	I/O	CMOS 3.3V	4	GPIO35 / SSP 0 FRMIN.
GPIO36	R20	I/O	CMOS 3.3V	4	GPIO36 / SSP 0 CLK.
GPIO37	R21	I/O	CMOS 3.3V	4	GPIO37 / UART/IrDA 0 TXD.
GPIO38	T19	I/O	CMOS 3.3V	4	GPIO38 / UART/IrDA 0 RXD.
GPIO39	T20	I/O	CMOS 3.3V	4	GPIO39 / UART 0 CTS.
GPIO40	T21	I/O	CMOS 3.3V	4	GPIO40 / UART 0 RTS.
GPIO41	U18	I/O	CMOS 3.3V	4	GPIO41 / SSP 1 TXD / UART/IrDA 1 TXD.
GPIO42	U19	I/O	CMOS 3.3V	4	GPIO42 / SSP 1 RXD / UART/IrDA 1 RXD.
GPIO43	U20	I/O	CMOS 3.3V	4	GPIO43 / SSP 1 FRMIN / UART 1 CTS.
GPIO44	U21	I/O	CMOS 3.3V	4	GPIO44 / SSP 1 FRMOUT / UART 1 RTS.
GPIO45	V17	I/O	CMOS 3.3V	4	GPIO45 / SSP1 CLK.
GPIO46	V19	I/O	CMOS 3.3V	4	GPIO46 / I <sup>2</sup> C Clock. Use external pull-up when using I <sup>2</sup> C Clock function.
GPIO47	V20	I/O	CMOS 3.3V	4	GPIO47 / I <sup>2</sup> C Data. Use external pull-up when using I <sup>2</sup> C Data function.
GPIO[53:48]	W20, W19, W18, W17, W16, V21	I/O	CMOS 3.3V	4	GPIO[53:48] / 8051 P1[5:0].

Signal Name	Pin Number	Туре	Pad	IOL (ma)	Description
GPIO54	W21	I/O	CMOS 3.3V	4	GPIO54 / 8051 INTR#.
GPIO55	Y16	I/O	CMOS 3.3V	4	GPIO55 / Digital CRT Clock / Test Bus [11].
GPIO[63:54]	Z21, Z20, Z19, Y21, Y20, Y19, Y18, Y17, Y16, W21 (GPI054 repeated twice)	I/O	CMOS 3.3V	4	GPIO[63:54] / Digital CRT Data [7:0] / Test Bus [19:12] / Video Port Data [15:8] / FPDATA {17:16,9:8,1:0} in lower 6 bits / Embedded Memory Test [7:0].
Miscellaneous (1)					
MVREF	K4				No connection.
Power and Groun	d (51)				
AVDD	V14	I			DAC 3.3V.
AVSS	V16	I			DAC Ground.
GND	K9, L9, M9, J10, K10, L10, M10, N10, J11, K11, L11, M11, N11, J12, K12, L12, M12, N12, K13, L13, M13	I			Core Ground.
GVDD	K18, P18, T18	I			GPIO 3.3V.
HVDD	D10, D12, D16, D18	I			Host/PCI I/O 3.3V.
MVDD	F4, H4, M4, P4, T4	I			SDRAM Core 2.5V/3.3V.
MVDD2	D4, J9, N9, V4	I			SDRAM I/O 3.3V.
PVDD	V6, V8, V12	Ι			LCD Panel I/O 3.3V.
VDD	D8, D14, F18, J13, M18, N13, V10, V18	I			Core 1.8V
XTALPWR	H18	I	1.8 V		Crystal 1.8V.

Note: All output pins can be 3-stated.

18

#### SM501 MSOC™ Databook Preliminary

# **Specifications**


# Environmental

The SM501 meets the following temperature ranges:

- **Storage:** -65 to +150 °C.
- **Operating:** -40 to +85 °C.

# **Soldering Profile**

Figure 18-1 shows the soldering profile for the SM501 device. This profile is designed for use with Sn63 or Sn62 (tin measurements in the PCB) and can serve as a general guideline in establishing a reflow profile.



#### Figure 18-1: Temperature Profile

The reflow profile is defined as follows;

- Heat up at 1 to  $3^{\circ}$ C/sec to 140 °C.
- Preheat at 140 to 150 °C for 120 to 160 seconds.
- Ramp at 2 to 3 °C/sec to peak temperature (220 to 225 °C), temperature over 183 °C for 45 to 75 seconds.
- Cool down to room temperature at 4 to 2 °C/sec to avoid undesired intermetallic compound layer.

# **DC Characteristics**

#### Table 18-1: Absolute Maximum Ratings

Symbol	Parameter	Limits	Units
V <sub>DD</sub>	DC Supply	1.8 ± 5%	V
V <sub>IN</sub>	Input Voltage	3.3	V
I <sub>IN</sub>	DC Input Current	No requirement	uA
T <sub>STG</sub>	Storage Temperature	TBD	°C

#### Table 18-2: Recommended Operating Conditions

Symbol	Parameter	Limits	Units
V <sub>DD</sub>	DC Supply	TBD	V
TJ	Junction Temperature	TBD	°C

#### Table 18-3: DC Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>DD</sub>	Supply Voltage			TBD		V
V <sub>IL</sub>	Input Low Voltage	I <sub>IL</sub> =		TBD		V
V <sub>IH</sub>	Input High Voltage	I <sub>IH</sub> =		TBD		V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> =		TBD		V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> =		TBD		V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> =		TBD		uA
I <sub>OZ</sub>	3-state Output Leakage Current	V <sub>OH</sub> =		TBD		uA
I <sub>OS</sub>	Output Short Circuit Current	V <sub>Out</sub> =		TBD		mA
I <sub>DD</sub>	Quiescent Supply Current			TBD		mA
C <sub>IN</sub>	Input Capacitance			TBD		pF
C <sub>OUT</sub>	Output Capacitance			TBD		pF

# AC Timing


This section provides the AC timing waveforms and parameters:

- "PCI Interface Timing" on page 18-3
- "Host Interface Timing" on page 18-7
- "Display Controller Timing" on page 18-16
- "USB Interface Timing" on page 18-18
- "ZV Port Timing" on page 18-19
- "UART Timing" on page 18-20
- "AC97-Link and I<sup>2</sup>S Timing" on page 18-22
- "8051 µ-Controller Timing" on page 18-25
- "Local SDRAM Timing" on page 18-28

#### PCI Interface Timing

Figure 18-2 shows the PCI clock and its timing parameters. Table 18-4 provides the values for the PCI clock timing parameters shown in Figure 18-2.


#### Figure 18-2: PCI Clock Timing



#### Table 18-4: PCI Clock Timing Parameters

Sym	Parameter	66	MHz	33	Unit		
Sym	Farameter	Min	Max	Min	Max	Onic	
t1	CLK cycle time	15	30	30		ns	
t2	CLK high time	6		11		ns	
t3	CLK low time	6		11		ns	
-	CLK skew rate	1.5	4	1	4	V/ns	

Figure 18-3 and Figure 18-4 show the PCI outputs and inputs, respectively, and their relationship to the PCI clock. Table 18-5 provides the values for the timing parameters shown in the two figures.



#### Figure 18-3: PCI Clock to Output Timing

Figure 18-4: PCI Clock to Input Timing





 Table 18-5: PCI I/O Timing Parameters

Sym	Parameter	66 MHz		33 MHz		Unit
		Min	Max	Min	Max	Unit
t1	CLK to signal valid delay	2	6	2	11(12) <sup>1</sup>	ns
t2	Float to active delay	2		2		ns
t3	Active to float delay		14		28	ns
t4	Input setup time to CLK	3(5)		7(10.12)		ns
t5	Input hold time from CLK	0		0		ns

1. Values shown in parentheses are for point-to-point signals.

Figure 18-5 shows the remaining timing PCI bus waveforms. Table 18-6 provides the values for the timing parameters shown in Figure 18-5.



#### Figure 18-5: PCI Bus Timing Diagram

Symbol	Parameter	Min	Max	Unit
t1	FRAME# setup to CLK	7	-	ns
t2	AD[31:0] (address) setup to CLK	7	-	ns
t3	AD[31:0] (address) hold from CLK	0	-	ns
t4	AD[31:0] (Read Data) valid from CLK	2	11	ns
t5	AD[31:0] (Read Data) hold from CLK	0	-	ns
t6	AD[31:0] (Write Data) setup to CLK	7	-	ns
t7	AD[31:0] (Write Data) hold from CLK	0	-	ns
t8	C/BE[3:0]# (Command) setup to CLK	7	-	ns
t9	C/BE[3:0]# (Command) hold from CLK	0	-	ns
t10	C/BE[3:0]# (Byte Enable) hold from CLK	0	-	ns
t11	TRDY High-Z to High from CLK	2	-	ns
t12	TRDY# active from CLK	2	11	ns
t13	TRDY# inactive from CLK	2	11	ns
t14	TRDY# High before High-Z	1T	-	CLK
t15	IRDY# setup to CLK	7	-	ns
t16	IRDY# hold from CLK	0	-	ns
t17	DEVSEL# active from CLK	2	11	ns
t18	DEVSEL# inactive from CLK	2	11	ns
t19	DEVSEL# High before High-Z	1T	-	CLK


Table 18-6: PCI Bus Timing Parameters (33 MHz)

#### Host Interface Timing


#### Intel XScale Host

Figure 18-6 shows the timing waveforms for XScale System DRAM operations. Figure 18-7 shows the timing waveforms for XScale read operations. Figure 18-8 shows the timing waveforms for XScale write operations. Table 18-7 lists the AC timing values for the parameters shown in the three XScale figures.






### Figure 18-7: XScale Read Timing



Dotted vertical lines show rising edges of SDCK






### Table 18-7: XScale Timing Parameters

Symbol	Parameter	Min	Max	Units
XScale SI	DRAM Timing			
t1	SDCK Cycle Time	12		ns
t2	SDCK High Time	4		ns
t3	SDCK Low Time	4		ns
t4	SDCKEN hold time	3.5		ns
t5	SDCKEN setup time	3.5		ns
t6	Command (~CS, ~RAS, ~CAS, ~WE, DQM) setup time	3.5		ns
t7	Command (~CS, ~RAS, ~CAS, ~WE, DQM) hold time	3.5		ns
t8	Address/BA setup time	3.5		ns
t9	Address/BA hold time	2.5		ns
t10	Access time from SDCK		t1 - 2	ns
t11	Data Out hold time from SDCK	4		ns
t12	Data In setup time from SDCK	3.5		ns
t13	Data In hold time from SDCK	3.5		ns
t14	Active to READ, WRITE delay (Row Active)	3* t1		ns
t15	READ Latency	3* t1 or 2* t1 <sup>1</sup>		ns
t16	Write recovery time (Precharge)	2* t1		ns
XScale Re	ead Timing			-
t17	Ready latency		4	ns
t18	Read valid delay		2	ns
t19	Data hold time		2	ns
XScale W	rite Timing			•
t20	Ready latency		4	ns
t21	Read valid delay		2	ns

1. Programmable value in DRAM Control register, bit 27 (see "DRAM Control" on page 2-13).

#### Hitachi SH4 Host

Figure 18-9 shows the timing waveforms for SH4 System DRAM operations. Figure 18-10 shows the timing waveforms for SH4 read operations. Figure 18-11 shows the timing waveforms for SH4 write operations. Table 18-8 lists the AC timing values for the parameters shown in the three SH4 figures.





Silicon Motion<sup>®</sup>, Inc. Company Confidential







Table	18-8:	SH4 1	<b>Timing</b>	Parameters
-------	-------	-------	---------------	------------

Symbol	Parameter	Min	Max	Units
SH4 SDR	AM Timing			
t1	SDCK Cycle Time	12		ns
t2	SDCK High Time	4		ns
t3	SDCK Low Time	4		ns
t4	SDCKEN hold time	3.5		ns
t5	SDCKEN setup time	3.5		ns
t6	Command (~CS, ~RAS, ~CAS, ~WE, DQM) setup time		6	ns
t7	Command (~CS, ~RAS, ~CAS, ~WE, DQM) hold time		2	ns
t8	Address/BA setup time	3.5		ns
t9	Address/BA hold time	2.5		ns
t10	Access time from SDCK		t1 - 2	ns
t11	Data Out hold time from SDCK	4		ns
t12	Data In setup time from SDCK	3.5		ns
t13	Data In hold time from SDCK	3.5		ns
t14	Active to READ, WRITE delay (Row Active)	3* t1		ns
t15	READ Latency	3* t1 or 2* t1 <sup>1</sup>		ns
t16	Write recovery time (Precharge)	2* t1		ns
SH4 Read	i I Timing	•		
t17	Ready setup time		6	ns
t18	Ready hold time		2	ns
t19	Read hold time		2	ns
t20	Data valid delay time		4	ns
SH4 Write	e Timing			•
t21	Ready setup time		6	ns
t22	Ready hold time		2	ns

1. Programmable value in DRAM Control register, bit 27 (see "DRAM Control" on page 2-13).

#### NEC MIPS VR4122/4131 Host








Figure 18-13: NEC DRAM (Slave) Timing

Table	18-9:	NEC MIPS	Timing	Parameters
-------	-------	----------	--------	------------

Symbol	Parameter	Min	Max	Units
NEC SDR	AM Master Timing	·		
t1	SDCK Cycle Time	12		ns
t2	SDCK High Time	4		ns
t3	SDCK Low Time	4		ns
t4	SDCKEN hold time	3.5		ns
t5	SDCKEN setup time	3.5		ns
t6	Command (CS, RAS, CAS, WE, DQM) setup time		6	ns
t7	Command (CS, RAS, CAS, WE, DQM) hold time		2	ns
t8	Address/BA setup time	3.5		ns
t9	Address/BA hold time	2.5		ns
t10	Access time from SDCK		t1 - 2	ns
t11	Data Out hold time from SDCK	4		ns
t12	Data In setup time from SDCK	3.5		ns
t13	Data In hold time from SDCK	3.5		ns
t14	Active to READ, WRITE delay (Row Active)	3* t1		ns

#### Table 18-9: NEC MIPS Timing Parameters (Continued)


Symbol	Parameter	Min	Мах	Units		
t15	READ Latency	3* t1 or 2* t1 <sup>1</sup>		ns		
t16	Write recovery time (Precharge)	2* t1		ns		
NEC DRA	NEC DRAM Slave Timing					
t17	Ready latency		4	ns		
t18	Ready hold time		2	ns		
t19	Data hold time		2	ns		

1. Programmable value in DRAM Control register, bit 27 (see "DRAM Control" on page 2-13).

### Display Controller Timing


#### Color TFT Interface

Figure 18-14 shows the timing waveforms for the FDATA and DE signals. Figure 18-15 shows the timing waveforms for the FHSYNC and FVSYNC signals. Table 18-10 lists the AC timing values for the parameters shown in the two figures.



#### Figure 18-14: FDATA and DE Timing

### Figure 18-15: FHSYNC and FVSYNC Timing



Number of pixels is programmed in the Panel Horizontal Total register, bits [11:0] (see "Panel Horizontal Total" on page 5-14).

#### Table 18-10: Color TFT Interface Timing Parameters

Symbol	Parameter	Min	Max	Units
t1	TFT FPSCLK cycle time	12		ns
t2	FDATA setup to FPSCLK falling edge	0.5*T <sup>1</sup> - 2		ns
t3	FDATA hold from FPSCLK falling edge	0.5*T - 2		ns
t4	DE setup to FPSCLK falling edge	0.5*T - 2		ns
t5	DE hold from FPSCLK falling edge	0.5*T - 2		ns
t6	FHSYNC pulse width	8	16	Т
t7	FVSYNC pulse width	1		FHSYNC

1. T is pixel clock rate on LCD.

Silicon Motion<sup>®</sup>, Inc. Company Confidential

# USB Interface Timing

The timing for the USB interface is compliant with the USB 1.1 Specification. Figure 18-16 shows the USB timing waveforms. Table 18-11 lists the AC timing values for the parameters shown in the USB figure.




Figure 18-16: USB Timing


Table	18-11:	USB	Timing	Parameters
-------	--------	-----	--------	------------

Sym Parameter		Low Speed				Unit		
		Min	Тур	Max	Min	Тур	Max	
t1	VIP/VIN to DP/DN	75	150	220	5	8	10	ns
t2	Rise/fall times	75	130	300	4	10	20	ns
t3	Input rise and fall times		3			3		ns

### ZV Port Timing

Figure 18-17 depicts the relationship amongst the ZV Port signals. Table 18-12 shows the AC parameters associated with the ZV Port signals when the ZV Port custom interface is in use at 50 MHz.

#### Figure 18-17: ZV Port Timing



#### Table 18-12: ZV Port Timing Parameters


Symbol	Parameter	Min	Max	Units
t1	PCLK fall time	2		ns
t2	PCLK low time	7		ns
t3	PCLK rise time	2		ns
t4	PCLK high time	7		ns
t5	PCLK cycle time	20		ns
t6	Y[7:0] / UV[7:0] / HREF setup time	10		ns
t7	Y[7:0] / UV[7:0] / HREF hold time	3		ns
t8	VSYNC setup / hold time to HREF	30		ns

**Note:** All video signals have minimum rise and fall times of 4 ns and maximum rise and fall times of 8 ns. Non-interlaced data asserts VSYNC at the Odd Field timing.


# UART Timing

Figure 18-18 shows the timing waveforms for UART transmit operations. Figure 18-19 shows the timing waveforms for UART receive operations. Figure 18-20 shows the timing waveforms for UART modem operations. Table 18-13 lists the AC timing values for the parameters shown in the three UART figures.









### Figure 18-20: UART Modem Timing




	Table	18-13:	UART	Timing	Parameters
--	-------	--------	------	--------	------------


Symbol	Parameter	Test Condition	Min	Max	Units
UART Trai	nsmit Timing				
t1	Delay time, WR THR (Tx Holding Register) to reset interrupt	CL = 75 pF		50	ns
t2	Delay time, WR THR to transmit start		8	24	baud clocks
t3	Delay time, start to reset interrupt		8	10	baud clocks
t4	Delay time, read IIR (Interrupt Identification Register) to reset interrupt	CL = 75 pF		70	ns
UART Rec	eive Timing				
t5	Delay time, stop to receiver error interrupt or read RBR (RX Buffer Register) to LS (Line Status) interrupt			2	RCLK clocks
t6	Delay time, read RBR/LSR low to reset interrupt low	CL = 75 pF		120	ns
UART Mod	dem Timing				
t7	Delay time, WR MCR (Modem Control Register) to output			60	ns
t8	Delay time, modem interrupt to set interrupt			35	ns
t9	Delay time, RD MSR (Modem Status Register) to reset interrupt			45	ns

# AC97-Link and I<sup>2</sup>S Timing

## AC97-Link Timing

Figure 18-21 shows the input and output timing waveforms for the AC-Link interface with respect to BIT\_CLK. Figure 18-22 shows the cycle timing waveforms for BIT\_CLK and SYNC. Table 18-13 lists the AC timing values for the parameters shown in the two figures.





SM501 MSOC<sup>™</sup> Databook

18 -

22


Symbol	Parameter	Min	Тур	Max	Units		
I/O Timing							
t1	Output valid delay			15			
t2	Input setup	10					
t3	Input hold	10					
Cycle Timing							
t4	SYNC Cycle Time		20.8		μs		
t5	BIT_CLK Cycle Time		81.4		ns		

Table	18-14:	AC97-Link	Timing	Parameters
-------	--------	-----------	--------	------------

# I<sup>2</sup>S Timing

Figure 18-23 shows the timing waveforms for  $I^2S$  transmit operations. Figure 18-24 shows the timing waveforms for  $I^2S$  receive operations. Table 18-15 lists the AC timing values for the parameters shown in the two figures.










Table 18-15: I <sup>2</sup>	S Timing Parameters
-----------------------------	---------------------

Sym	Parameter	Min	Тур	Max	Unit
t1	Clock period	425	472 <sup>1</sup>	519	ns
t2	Clock low	0.35 * t1	165 <sup>1</sup>		ns
t3	Clock high	0.35 * t1	165 <sup>1</sup>		ns
t4	Transmitter hold time	0			ns
t5	Transmitter delay		377 <sup>1</sup>	0.80 * t1	ns
t6	Receiver setup time	0.2 * t1	94 <sup>1</sup>		ns
t7	Receiver hold time	0			ns

1. For data rate = 2.1168 MHz.

#### 8051 μ-Controller Timing

This section shows the 8051 waveforms in 12-bit address mode with and without latching of the upper four address bits (AD[11:8]). The 12-bit address mode is enabled by bit 4 of the Mode Select register (see page 12-4). Whether or not latching occurs is determined by bit 26 of the Miscellaneous Control register (see page 2-7). Figure 18-25 and Figure 18-26 show the timing waveforms for 8051 read and write operations with latching, respectively. Figure 18-27 and Figure 18-28 show the timing waveforms for 8051 read and write operations without latching, respectively. Table 18-16 provides the AC timing values for the measurements shown in the figures.







Figure 18-26: 8051 Write Timing (Address High Latched)



#### Figure 18-27: 8051 Read Timing (Address High Without Latch)





Figure 18-28: 8051 Write Timing (Address High Without Latch)




Symbol	Parameter	Nominal	Units				
8051 Read Timing							
t1	ALE width	1	CCLK <sup>1</sup> cycle				
t2	Address hold after ALE	1	CCLK cycle				
t3	RD width	2	CCLK cycles				
t4	Read data hold after RD	0.5	CCLK cycles				
8051 Write	8051 Write Timing						
t5	ALE width	1	CCLK cycle				
t6	Address hold after ALE	1	CCLK cycle				
t7	WR width	2	CCLK cycles				
t8	Write data hold after WR	0.5	CCLK cycles				
8051 Unla	8051 Unlatched Address High Timing						
t9	AD[11:8] hold after RD	1	CCLK cycle				
t10	AD[11:8] hold after WR	1	CCLK cycle				

### Table 18-16: 8051 Timing Parameters

1. CCLK is the 8051 clock controlled by bits [1:0] of the Mode Select register (see page 12-4).

### Local SDRAM Timing

Figure 18-29 shows the timing waveforms for the Local SDRAM. Table 18-17 lists the AC timing values for the parameters shown in Figure 18-29.





Symbol	Parameter	Min	Max	Units
t1	SDCK Cycle Time	12		ns
t2	SDCK High Time	4		ns
t3	SDCK Low Time	4		ns
t4	SDCKEN hold time	3.5		ns
t5	SDCKEN setup time	3.5		ns
t6	Command (CS, RAS, CAS, WE, DQM) setup time	3.5		ns
t7	Command (CS, RAS, CAS, WE, DQM) hold time	3.5		ns
t8	Address/BA setup time	3.5		ns
t9	Address/BA hold time	2.5		ns
t10	Access time from SDCK		t1 - 2	ns
t11	Data Out hold time from SDCK	4		ns
t12	Data In setup time from SDCK	3.5		ns
t13	Data In hold time from SDCK	3.5		ns
t14	Active to READ, WRITE delay (Row Active)	3* t1		ns
t15	READ Latency	3* t1		ns
t16	Write recovery time (Precharge)	2* t1		ns

Table 18-17: Local SDRAM Timing Parameters